chalk talk
Subscribe Now

Tanner Designer: Analog Verification

Most design teams struggle with verification on the analog portion of their designs. While huge strides have been made in digital design over the past decade, analog design remains  more of a mystery for many engineers. In this episode of Chalk Talk, Amelia Dalton chats with Mass Sivilotti from Mentor about Tanner Designer – a solution that addresses the challenges of verifying today’s analog designs.

Click here for more information about Tanner AMS and MEMS Flows.

Leave a Reply

featured blogs
Apr 15, 2024
With increasing complexity, ascertaining performance in Arm-based SoCs design has become challenging, as it involves system-wide protocols connecting multiple IP in collaboration to deliver the expected performance. Verification teams must do the performance verification at t...
Apr 11, 2024
See how Achronix used our physical verification tools to accelerate the SoC design and verification flow, boosting chip design productivity w/ cloud-based EDA.The post Achronix Achieves 5X Faster Physical Verification for Full SoC Within Budget with Synopsys Cloud appeared ...
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...