chalk talk
Subscribe Now

Timing Closure in FPGA Designs Made Easy with PlanAhead

In this episode of Chalk TalkHD Amelia chats with Frederic Rivoallon of Xilinx and they attempt to unravel the mysteries of FPGA timing closure.  As we all know, timing closure on complex FPGA designs can sometimes seem like an endless cycle of iterations through the tool chain.  However, using the tools and techniques from this Chalk Talk, we reveal that: yes, you can get timing closure right the first time in your next design.

Click the button below to fill out a short survey and enter to win an LX9 Microboard courtesy of Xilinx.

Leave a Reply

featured blogs
Sep 20, 2019
The optical communications world will be centered in Dublin next week for ECOC Exhibition 2019. This is one of “the” events in the fiber optics world. ECOC features over 6,000 attendees and 330 exhibitor from around the globe. The industry will focus on networking...
Sep 20, 2019
Earlier this year, on July 20, we celebrated the 50th anniversary of the first landing on the moon. I wrote about it'€”well, mostly about the Apollo Guidance Computer'€”that day in my post The First... [[ Click on the title to access the full blog on the Cadence Communit...