chalk talk
Subscribe Now

Timing Closure in FPGA Designs Made Easy with PlanAhead

In this episode of Chalk TalkHD Amelia chats with Frederic Rivoallon of Xilinx and they attempt to unravel the mysteries of FPGA timing closure.  As we all know, timing closure on complex FPGA designs can sometimes seem like an endless cycle of iterations through the tool chain.  However, using the tools and techniques from this Chalk Talk, we reveal that: yes, you can get timing closure right the first time in your next design.

Click the button below to fill out a short survey and enter to win an LX9 Microboard courtesy of Xilinx.

Leave a Reply

featured blogs
Jun 19, 2019
In this week's Whiteboard Wednesdays video, Craig Johnson explains the purpose of the Cloud Passport Partners Program and how customers can now connect with authorized and knowledgeable service... [[ Click on the title to access the full blog on the Cadence Community si...
Jun 17, 2019
eSilicon used the Tessent family of DFT solutions to solve their toughest challenges of testing a large 2.5D/3D deep learning device. Hear all about it in this 15 minute video. With over 300 tapeouts, there is no doubt that eSilicon has tons of experience getting designs don...
Jun 17, 2019
One topic that garnered much interest at the Samtec booth at the International Microwave Symposium was a dynamic stress test of Samtec’s microwave cable. This demonstration proves that our low-loss, microwave cable withstands high flex cycles and still maintains signal ...
Jan 25, 2019
Let'€™s face it: We'€™re addicted to SRAM. It'€™s big, it'€™s power-hungry, but it'€™s fast. And no matter how much we complain about it, we still use it. Because we don'€™t have anything better in the mainstream yet. We'€™ve looked at attempts to improve conven...