industry news
Subscribe Now

Mentor Graphics Announces Veloce Strato Platform Scales Up to 15BG

WILSONVILLE, Ore., February 16, 2017 – Mentor Graphics® Corporation
(NASDAQ: MENT) today announced the Veloce® Strato™ emulation platform. The Veloce Strato platform is Mentor’s third generation data-center friendly emulation platform, and the only emulation platform on the market with full scalability across both software and hardware.  As part of the announcement, Mentor® is launching the Veloce StratoM high-capacity emulator and Veloce Strato OS enterprise-level operating system. 

The new Veloce Strato emulation platform marks a strategic milestone in Mentor’s five-year and beyond emulation roadmap.  The Veloce Strato platform further demonstrates how Mentor continues to pioneer all facets of hardware emulation with the largest portfolio of use models (Apps), best total throughput, fastest co-model bandwidth and time-to-visibility and plans for highest effective capacity (up to 15BG) available. 

The Veloce StratoM, which is currently on site at major customers, reaches 2.5BG capacity when fully loaded, and with Veloce Strato link, total capacity is increased based on number of connected emulators.  The Veloce StratoM has available slots for 64 Advanced Verification Boards (AVBs) and fully loaded consumes up to 50KW (22.7 W/Mgate) of power.  Other performance improvements include:  total throughput up to 5X (fastest compile-runtime-debug sequence), time to visibility up to 10X (fastest time to debug), compilation time up to 3X (with 100% success rate) and co-model bandwidth up to 3X (fastest virtual co-model solution available).

The Veloce Strato OS enterprise-level operating system forms the foundation for a common infrastructure for all Veloce Strato hardware and software applications. The Veloce Strato OS is hardware-platform independent so that Veloce Apps and Protocol Solutions are interchangeable between hardware platforms.  This includes Veloce Apps such as the popular and recognized Veloce Power App, Veloce DFT App and Protocol Solutions such as Veloce VirtuaLAB (virtual peripherals), iSolve™ (physical peripherals) and soft models. The modular Veloce Strato OS is architected to serve as a common front-end for a full range of solutions providing a cohesive and cost-effective approach spanning verification through prototyping and validation.

 “We are excited to announce the new Veloce Strato Platform, and equally delighted that Veloce StratoM is already in the hands of our largest customers,” said Eric Selosse, vice president and general manager of the Mentor Emulation Division. “Early feedback is very positive, and there is clear indication that the Veloce Strato platform defines a roadmap to 15BG that is needed for the emulation market for the next five years and beyond.”

About the Veloce Emulation platform

The Veloce emulation platform uses innovative software, running on powerful, qualified hardware and an extensible operating system, to target design risks faster than hardware-centric strategies. Now considered among the most versatile and powerful of verification tools, emulation greatly expands the ability of project teams to do hardware debugging, hardware/software co-verification or integration, system-level prototyping, low-power verification and power estimation and performance characterization. 

The Veloce emulation platform is a core technology in the Mentor Enterprise Verification Platform™ (EVP) – a platform that boosts productivity in ASIC and SoC functional verification by combining advanced verification technologies in a comprehensive platform. The Mentor EVP combines Questa® advanced verification solutions, the Veloce emulation platform, and the Visualizer™ debug environment into a globally accessible, high-performance datacenter resource. The Mentor EVP features global resource management that supports project teams around the world, maximizing both user productivity and total verification return on investment.

About Mentor Graphics

Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year of approximately $1.18 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. http://www.mentor.com.

Leave a Reply

featured blogs
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
19,309 views