Search Product Catalog

digikey.jpg Put your search terms in the fields below. If you have search text in more than one category, the search will return results that match all your criteria.





Browse Product Categories

The Process of Process Tracking

Satin Attempts to Corral a Recalcitrant Beast

by Bryon Moyer

Want to scare an engineer? There’s an easy weapon out there. And it consists of only one word.

“Process.”

Process is supposed to mean that a company has a formula, that they have a way of doing things that works, and that it’s repeatable, and – most importantly – that it’s a feature of the company, not some individual that works there. That means the process survives even when key people are no longer working there.  Read More


Recent Product News

March 29, 2012

Energy Micro adds new ultra-compact BGA48 package to Gecko range for space-constrained applications

March 28, 2012

Touch Revolution Announces Availability of New 15.6” TRū Slim Line Multi-Touch Monitor

TI’s SimpleLink GPS CC4000 brings GPS capabilities to microcontroller-based applications

TEWS TECHNOLOGIES introduces PMC Module with High-Density User-Programmable FPGA

Timesys Announces LinuxLink for Boundary Devices Nitrogen6X Development Kit

March 26, 2012

Renesas Electronics Packs RX Punch into a Smaller Package to Support Cost-Sensitive Industrial and Consumer Applications

Mouser Electronics Connects with Engineers Through High Technology IndyCar Platform

Avnet Express' Drive for Innovation Exclusive Sponsor of the DESIGN West University Grant Program A

The Process of Process Tracking

Satin Attempts to Corral a Recalcitrant Beast

by Bryon Moyer

Breaking the System

Good Pieces Don’t Always Make a Good Whole

by Bryon Moyer

Let's Get Small

Smaller Chips, Smaller RTOS, Smaller Shows

by Jim Turley

Design West 2012 Shakedown

by Amelia Dalton


 

 

newinforums.gif

Intel’s First FPGAs

Posted on 09/24/16 at 12:23 PM by KarlS51

It is about time to quit building things from such tiny pieces such as wiring segments and single FFs as that requires too much P&R.

CPUs have been using microcode for generations and many features and bug fixes have been done just with new microcode.

Intel’s First FPGAs

Posted on 09/21/16 at 12:45 AM by TotallyLost

TotallyLost
HLL to gates at the 95% level is much easier than one might guess ... although there are parts of some HLL's that do not map well (dynamic allocation in C++ and JAVA, arbitrary pointers in C, etc). I spent a few years at that problem with FpgaC, and made …

Xilinx vs Intel

Posted on 09/20/16 at 4:22 PM by KarlS51

"nothing would be better than a tool suite that could take a legacy C/C++ software application and magically create an optimized, accelerated version that executed on a conventional processor paired with FPGA fabric. Such a tool does not exist, however, n…

Interim Industrial Security

Posted on 09/19/16 at 1:47 PM by bmoyer

bmoyer
What do you think of Icon Labs' approach to securing old networked industrial equipment?

Humans vs. Computers

Posted on 09/19/16 at 8:04 AM by dbrower

Of course if they are using internet available data to authenticate, well hummm. And Yes, I'm old enough that my childhood address is probably not on the internet but that's probably not true for a majority already. As we lose more and more privacy to …

Humans vs. Computers

Posted on 09/15/16 at 1:41 PM by bmoyer

bmoyer
I'm really amazed they didn't have alternative ways of confirming that you're you. There are services that some banks, for instance, use. They present, oh, three past addresses and ask which one is yours. The bank doesn't know the right answer; they just …

New SRAMs Popping Up

Posted on 09/15/16 at 1:04 PM by bmoyer

bmoyer
What do you think of the SureCore and Mentor SRAM innovations?

FPGAs for the Masses?

Posted on 09/13/16 at 4:05 PM by KarlS51

"The implementation is correct by construction, so there is no need for hardware level verification and debugging."

This is the way that design should be done. It is up to the design tools to accurately implement the logic and data flow.

HW timing …

FPGAs for the Masses?

Posted on 09/13/16 at 4:02 PM by KarlS51

"The implementation is correct by construction, so there is no need for hardware level verification and debugging."

This is the way that design should be done. It is up to the design tools to accurately implement the logic and data flow.

HW timing …

Intel’s First FPGAs

Posted on 09/12/16 at 4:23 PM by tails

I'm not sure open-sourcing place and route would help - though in general I'm not opposed to the idea. The main issue lies with the up-front translation of a higher-level language into a lower-level intermediate-representation / gates.

In fact, this u…

Welcome to the beta version of EE Journal's new product section.  When you start designing something awesome and need information on specific components, we want EEJournal to be your go-to resource. If you have an idea that would make this section more useful in your next design project, Let us know, and we'll get working on it.


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register