industry news
Subscribe Now

Thursday is Training Day Tradition Continues at the 54th Design Automation Conference

High quality training in three tracks on SystemVerilog, UVM, Python and C++
with new Lunch and Learn taster session on Wednesday

LOUISVILLE, Colo. – May 16, 2017– DAC, the premier conference devoted to the design and automation of electronic systems, is excited to once again host Thursday is Training Day allowing DAC attendees to attend high quality sessions in popular subjects. The 54th DAC will be held at the Austin Convention Center in Austin, Texas. from June 18 – 22, 2017. Conference registration is now open, including sign-up for “Thursday is Training Day,” as well as the new free “Lunch ‘N’ Learn” taster session on Machine Learning on Wednesday.

All sessions are taught by highly respected instructors who are each subject matter experts in their own right and who each have a wide experience of teaching engineers at all skill levels. On Wednesday, the special one hour taster session (including lunch) is provided by Doulos on the subject of Python for Machine Learning. On Thursday attendees may choose sessions from three parallel tracks with the option to select both the morning and afternoon sessions from the same track, or mix-and-match sessions from two different tracks or attend a single half-day session. Training sessions on SystemVerilog, UVM, and Python are taught by Doulos and C++ by Trull Consulting.

Lunch ‘N’ Learn Wednesday, June 21:
Python for Scientific Computing and Machine Learning
Lunch sponsored by Synopsys
Registration for the Lunch ‘N’ Learn: http://bit.ly/2oKiPt6

Thursday is Training Day Tracks:
Track 1: System Verilog & UVM Coding
Part 1: How to Build Class-Based Verification Environments in SystemVerilog
Part 2: Learn UVM using the Easier UVM Coding Guidelines and Code Generator
Track 2: System Verilog Verification and Python Language
Part 1: Formal Verification using SystemVerilog Assertions
Part 2: The Python Language: Become a Pythoneer!
Track 3: Raising your C++ Game (two parts)

Session details, including summaries, presenter information and room numbers, can be found at: https://dac.com/events/training. Reserve a seat when you register for DAC at www.dac.com.

About DAC

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community of more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives as well as researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of DAC is its exhibition and suite area, with approximately 200 of the leading and emerging EDA, silicon, and intellectual property (IP) companies and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic System Design Alliance (ESDA), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM’s Special Interest Group on Design.

Leave a Reply

featured blogs
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...