industry news
Subscribe Now

Synopsys Successfully Tapes Out Broad IP Portfolio for TSMC 7-nm FinFET Process

DesignWare Foundation and Interface IP on TSMC 7-nm Process Technology Enables Faster Time-to-Market for Mobile, Automotive and High-Performance Computing SoCs

MOUNTAIN VIEW, Calif., Sept. 11, 2017 /PRNewswire/ —

Highlights:

  • Synopsys’ successful tape-outs of DesignWare Interface PHY IP for TSMC’s 7-nm process include USB 3.1/2.0, DisplayPort 1.4, PCI Express 4.0/3.1, DDR4, MIPI D-PHY, Ethernet and SATA 6G, with LPDDR4x, HBM2 and MIPI M-PHY tape-outs in process
  • DesignWare Foundation IP tape-outs for TSMC’s 7-nm process include logic libraries, embedded memories and High-Performance Core (HPC) Design Kits
  • STAR Memory System solution enables efficient test and repair of 7-nm memories, while STAR Hierarchical System automates hierarchical testing for SoCs

Synopsys, Inc. (Nasdaq: SNPS) today announced the successful tape-out of a broad portfolio of DesignWare® Foundation and Interface PHY IP for TSMC’s 7-nm process technology, including logic librariesembedded memoriesembedded test and repairUSB 3.1/2.0USB-C 3.1/DisplayPort 1.4, DDR4/3, MIPI D-PHYPCI Express® 4.0/3.1Ethernet and SATA 6G. Additional DesignWare IP, including LPDDR4xHBM2 and MIPI M-PHY, is scheduled to tape out in 2017. TSMC’s 7-nm process enables designers to achieve up to a 60 percent power reduction or 35 percent performance increase compared to the 16FF+ process. By providing a portfolio of IP on TSMC’s latest 7-nm process technology, Synopsys enables designers to meet the power and performance requirements of their mobile, automotive and high-performance computing applications.

“For more than a decade, Synopsys and TSMC have collaborated closely to provide high-quality IP for many generations of TSMC’s processes,” said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. “Synopsys’ tape-out of a broad portfolio of DesignWare Foundation and Interface IP for TSMC’s 7-nm process demonstrates its ongoing leadership in providing IP that enables our mutual customers to take advantage of the power, performance and area improvements offered by the process, while accelerating designers’ time to volume production.”

“As the leading provider of physical IP with more than 100 FinFET tape-outs, Synopsys makes significant investments in developing IP for the most advanced processes so that our customers can implement the necessary functionality to differentiate their SoCs,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “The successful tape-out of a broad range of DesignWare Foundation and Interface IP on TSMC’s 7-nm technology gives designers confidence that they can integrate our IP into their SoC with significantly less risk and accelerate their project schedule.”

Availability

A portfolio of DesignWare Foundation and Interface IP for the TSMC 7-nm process is available now. The STAR Memory System solution is also available now for all TSMC process technologies.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors, and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Non-Magnetic Interconnects
Sponsored by Mouser Electronics and Samtec
Magnets and magnetic fields can cause big problems in medical, scientific, industrial, space, and quantum computing applications but using a non-magnetic connector can help solve these issues. In this episode of Chalk Talk, Amelia Dalton and John Riley from Samtec discuss the construction of non-magnetic connectors and how you could use non-magnetic connectors in your next design.
May 3, 2023
39,708 views