industry news
Subscribe Now

Synopsys’ ASIP Designer Tools Enables RIKEN to Successfully Develop Application-Specific Instruction-Set Processor in Less Than Six Months

MOUNTAIN VIEW, Calif., June 25, 2018 /PRNewswire/ —

Highlights:

  • RIKEN used ASIP Designer to develop custom processor for analyzing large biological systems
  • Specialized application-specific instruction-set processor executes large-scale molecular dynamics simulation algorithms 30 times faster than existing cores
  • Automatic generation of software development kit (SDK) and synthesizable RTL enabled RIKEN to complete the design from concept to implementation in less than 6 months

Synopsys, Inc. (Nasdaq: SNPS) today announced that RIKEN successfully developed its high-performance application specific instruction set processor (ASIP) core for its molecular dynamics (MD) simulator using Synopsys’ ASIP Designer tool. By using ASIP Designer, the RIKEN design team developed its specialized ASIP from concept to gates in less than six months while achieving a performance level up to 30X higher than existing processing solutions. RIKEN’s large-scale MD simulator system consists of more than 8,000 instances of this specialized processor core, enabling researchers to analyze biomolecular dynamics and functions at a level more realistic than conventional simulations.

“With Synopsys’ reputation as the premier provider of ASIP development tools, we were confident that ASIP Designer would enable us to implement our specialized architecture within our aggressive project schedule,” said Makoto Taiji, team leader of the Biosystems Dynamics Research Center at RIKEN. “ASIP Designer enabled us to tune the instruction-set to run our specific algorithms 30 times faster than existing processors. This significantly reduces the calculation time needed, from a year to just a few weeks, to simulate important biomolecular interactions like the effect of new drugs.”

Synopsys’ ASIP Designer allowed RIKEN to use a high-level specification of the processor to quickly model and analyze multiple processor architectures. Using this single input specification written in the nML processor description language, ASIP Designer automatically configured the SDK containing an instruction-set simulator, assembler, linker, debugger and C/C++ compiler, and also generated the synthesizable RTL design. Immediate availability of the compiler enabled RIKEN to run their C application code on the automatically-generated instruction-set simulator. With this unique “compiler-in the-loop” approach as well as the extensive profiling capabilities of the debugger, RIKEN rapidly analyzed and explored ASIP architectures and instruction sets to find the optimal power and performance design points for the target application.

“The ability to customize and optimize processor architectures is extremely important for designers who have application specific requirements that cannot be met by standard processors,” said John Koeter, vice president of marketing for IP at Synopsys. “Synopsys’ ASIP Designer tool gave RIKEN the ability to explore and optimize processor architectures for their unique computer system and enabled them to achieve superior processing performance, while accelerating the development of their SoC.”

Availability and Resources

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Nexperia Energy Harvesting Solutions
Sponsored by Mouser Electronics and Nexperia
Energy harvesting is a great way to ensure a sustainable future of electronics by eliminating batteries and e-waste. In this episode of Chalk Talk, Amelia Dalton and Rodrigo Mesquita from Nexperia explore the process of designing in energy harvesting and why Nexperia’s inductor-less PMICs are an energy harvesting game changer for wearable technology, sensor-based applications, and more!
May 9, 2023
40,192 views