industry news
Subscribe Now

Synopsys and TSMC Collaborate to Deliver DesignWare Foundation IP for Ultra-Low Power TSMC 22-nm Processes

DesignWare Logic Library, Embedded Memory and OTP NVM IP for TSMC 22ULP and 22ULL Processes Improves Power Consumption for Digital Home, IoT, and Mobile Devices

MOUNTAIN VIEW, Calif., April 30, 2018 /PRNewswire/ —

Highlights

  • DesignWare Duet Packages for TSMC 22ULP and 22ULL processes provide all of the memory and logic libraries needed to implement a complete SoC
  • DesignWare HPC Design Kit for the TSMC 22ULP process delivers improved performance, power, and area for CPU, GPU, and DSP processor cores
  • DesignWare OTP NVM IP for TSMC 22ULP and 22ULL processes supports up to 1Mb instances without additional mask layers or process steps for applications such as calibration, encryption keys, and secure code storage
  • STAR Memory System embedded test, repair, and diagnostics solution improves test quality with minimal impact on timing and area

Synopsys, Inc. (Nasdaq: SNPS) today announced its collaboration with TSMC to develop DesignWare® Foundation IP for TSMC’s 22-nanometer (nm) ultra-low power (ULP) and ultra-low leakage (ULL) processes. DesignWare Foundation IP, including logic libraries, embedded memories, and one-time programmable (OTP) non-volatile memories (NVM) on TSMC’s 22-nm processes, enables designers to significantly reduce power consumption while meeting performance requirements for a wide range of applications. The DesignWare Duet Packages of Foundation IP include high-speed, area-optimized, and low-power embedded memories, logic libraries built with either standard core oxide or thick IO oxide for ultra-low leakage, STAR Memory System® memory test and repair capabilities, and power optimization kits to provide the highest quality of results for an SoC. The DesignWare HPC Design Kit, a suite of high-speed and high-density memory instances and logic cells, enables SoC designers to optimize their CPU, GPU, and DSP cores for an optimum balance of speed, area, and power. The DesignWare OTP NVM IP for TSMC’s 22ULP and 22ULL processes does not require additional mask layers or process steps and provides high yields, security, and reliability in a small footprint.

“TSMC and Synopsys share a long track record of successful collaboration to help our mutual customers achieve their SoC performance, power, and area targets,” said Suk Lee, senior director of the Design Infrastructure Marketing Division at TSMC. “By offering DesignWare Foundation IP for TSMC’s 22ULP and 22ULL processes, Synopsys continues to be a leading provider of proven IP solutions that enable designers to reduce design effort and achieve their design goals on TSMC’s latest process technologies.”

“Synopsys and TSMC have worked closely through many generations of TSMC process technologies to provide high-quality foundation IP that helps designers meet the power, performance, and area requirements of their SoCs,” said John Koeter, vice president of marketing at Synopsys. “Synopsys’ DesignWare Logic Library and Embedded Memory IP for TSMC’s 22ULP and 22ULL processes enable designers to dramatically reduce power consumption for their target applications and bring differentiated products to market faster.”

Availability

The DesignWare Duet Packages for TSMC’s 22ULP and 22ULL processes and HPC Design Kits for TSMC’s 22ULP process are scheduled to be available in Q3 2018. The DesignWare OTP NVM IP is scheduled to be available for 22ULP in Q3 2018, and for 22ULL in Q1 2019.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Apr 25, 2024
Cadence's seven -year partnership with'¯ Team4Tech '¯has given our employees unique opportunities to harness the power of technology and engage in a three -month philanthropic project to improve the livelihood of communities in need. In Fall 2023, this partnership allowed C...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Electromagnetic Compatibility (EMC) Gasket Design Considerations
Electromagnetic interference can cause a variety of costly issues and can be avoided with a robust EMI shielding solution. In this episode of Chalk Talk, Amelia Dalton chats with Sam Robinson from TE Connectivity about the role that EMC gaskets play in EMI shielding, how compression can affect EMI shielding, and how TE Connectivity can help you solve your EMI shielding needs in your next design.
Aug 30, 2023
28,756 views