industry news
Subscribe Now

Sensera further expands fabrication capabilities with dicing, wafer bonding and electroplating technologies

Sensera Inc. (ASX: SE1), a leading provider of MEMS devices and Internet of Things (IoT) solution provider that delivers sensor-based products transforming real-time data into meaningful information, action and value, is pleased to announce it has acquired and qualified additional thin-film processing equipment including a dicing saw, a wafer bonder and an electroplating cell to meet the growing customer demand in this segment.

“We are very pleased to be able to expand our production capabilities, closely aligning ourselves with growing customer demand. This new production equipment substantially broadens our existing tool set and enables greater vertical integration and process control,” said Tim Stucchi, GM/COO of the Sensera MicroDevices Division.

The new dicing saw operates in either fully-automatic or semi-automatic mode for full wafer and custom cuts, featuring a positional accuracy down to 1μm and a cutting speed of 300 mm/sec. It supports small pieces and allows for custom shaping of silicon, sapphire, Pyrex, quartz, ceramics and metals.

Operating under high vacuum, precisely controlled temperature and high-pressure conditions,  the new wafer bonder facilitates extremely demanding applications. Eutectic, thermal compressive, adhesive and anodic bonding processes with a wafer alignment accuracy of 2 μm have been smoothly integrated into Sensera’s qualified processes, thus enabling the company to offer many wafer level packaging (WLP) solutions to its current and future customers in multiple applications and market spaces:

  • Microfluidic devices for bio-analysis, medical research and drug development
  • Pressure sensors for human implantable surgical devices
  • Precision accelerometer and gyroscope devices for geo-positioning
  • Micro-mirror devices for laser based Automotive self-driving applications

The wafer bond chamber is configurable to process small coupons (from ~10 mm2) and wafer diameters from  25 mm (1”) up to 200 mm (8″).

The electroplating cell is able to plate and electroform wafers or discreet parts up to a size of 200 mm (8″). Typical applications include MEMS, Integrated Circuits (IC) on silicon, gallium arsenide and similar glass-type substrates. Sensera’s qualified processes achieve exceptionally low residual stress and enable tight thickness uniformity control.

“To drive down cycle times, improve quality control and reduce costs, our fab requires ongoing capability upgrades,” stated Ralph Schmitt, CEO of Sensera Inc. “Our objective here is to bring previously outsourced processes back in-house and to expand our internal capability to develop and produce complex MEMS products and solutions. The new dicer, bonder and electroplating cell are just some of the essential steps required to enable innovative development programs and commercial volume customer shipments.”

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Extend Coin Cell Battery Life with Nexperia’s Battery Life Booster
Sponsored by Mouser Electronics and Nexperia
In this episode of Chalk Talk, Amelia Dalton and Tom Wolf from Nexperia examine how Nexperia’s Battery Life Booster ICs can not only extend coin cell battery life, but also increase the available power of these batteries and reduce battery overall waste. They also investigate the role that adaptive power optimization plays in these ICs and how you can get started using a Nexperia Battery Life Booster IC in your next design.  
Mar 22, 2024
4,631 views