industry news
Subscribe Now

Plunify Launches InTime Optimization Service to Deliver FPGA Design Results in a Day

Success-Based Service Offers Faster, More Efficient FPGA Applications at No Cost Unless Desired Performance Attained

SINGAPORE –– February 6, 2018 –– Plunify®, supplier of field programmable gate array (FPGA) timing and performance software based on machine learning techniques, today announced immediate availability of InTime Service, a turnkey design optimization service for FPGA designs.

The success-based service helps businesses achieve faster and more efficient FPGA applications in days rather than weeks or months with no upfront costs and no fees unless the desired target performance is attained. For most engagements, InTime Service is able to deliver results from between one to seven days, depending on design complexity.

“We eliminate risk and we’re fast,” affirms Kirvy Teo, Plunify’s vice president of business development. “Given enough time, any FPGA design can be optimized. We use machine learning and cloud computing to do it much faster.”

FPGA designers work on complex applications with challenging performance targets where each design is unique and requires effective design methodologies and tool expertise to attain the desired compilation results. With InTime Service, engineering groups engage Plunify to optimize their FPGA designs without changes in the register transfer level (RTL) code or constraints.

Plunify leverages its analysis and optimization algorithms to fine-tune synthesis and implementation processes to meet desired speed, area or power performance requirements. Its machine learning technology reuses parameters found to be effective for specific device families and designs, reducing the time needed to achieve performance targets for incremental changes.

In a recent example, a Fortune 500-listed scientific equipment maker used InTime Service to successfully optimize four high-end FPGA designs over five days, navigating failing slacks of up to -2.0ns in severity. The project manager Esteban Curiel confirmed the company’s satisfaction with the optimized results produced by InTime Service and the speed with which Plunify delivered them.

To learn more about InTime Service, visit: http://bit.ly/2rzbXUl

About Plunify

Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets, including communications, data center applications and applications such as advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify’s portfolio includes the Plunify Cloud™ and EDAxtend™ chip design platforms, InTime timing closure tool and Kabuto performance RTL advisor.

Engage with Plunify at:

Website: www.plunify.com

Twitter: @plunify

LinkedIn: http://www.linkedin.com/company/plunify

Facebook: https://www.facebook.com/Plunify

Plunify’s blog: http://blog.plunify.com

Leave a Reply

featured blogs
Aug 13, 2018
Last week at Intel'€™s Data-Centric Innovations Conference, a rude attendee sitting a few seats away from me in the auditorium persisted in using his mobile phone during presentations. He attempted to muffle his voice by covering his mouth with his hand but only succeeded i...
Aug 13, 2018
Parents and educators with an eye to the future are starting to see why teaching robotics can be beneficial for their kids. They'€™re right to pay attention to robotics '€” it has a lot to offer for kids....
Aug 13, 2018
The birthplace of Silicon Valley really does have an address, 391 South San Antonio Road. In fact, it has two addresses, 844 Charleston Road as well. But the San Antonio Road one is earlier by a couple of years. There will be a plaque unveiling there on Wednesday (and you are...
Aug 9, 2018
In July we rolled out several new content updates to the website, as well as a brand new streamlined checkout experience. We also made some updates to the recently released FSE locator tool to make it far easier to find your local Samtec FSE. Here are the major web updates fo...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...