industry news
Subscribe Now

Plunify Enables InTime FPGA Development in the Cloud

Offers On-demand Cloud Access to Developers for any Xilinx FPGAs, SoCs

SINGAPORE –– July 25, 2018 –– Plunify®, a leading design optimization technology provider, today announced availability of Plunify InTime™ through the Plunify Cloud platform for on-demand development, optimization, testing and deployment of Xilinx field programmable gate array (FPGA) designs in the cloud using Vivado® Design Suite, HLx Edition.

“Our collaboration with Plunify enables FPGA designers to leverage the flexibility and scalability of the cloud to compile designs in Vivado at scale and reduce turnaround time,” remarks Ramine Roane, vice president of solutions marketing at Xilinx. “Additionally, designers now are able to take advantage of Plunify’s InTime capabilities to quickly optimize design performance.”

Plunify is the first Xilinx partner to offer development with the Vivado Design Suite in the cloud. The Plunify Cloud platform is a solution that harnesses cloud computing’s value in solving IT bottlenecks such as scaling and provisioning at a competitive cost. It is a one-stop billing and licensing portal as well, assisting developers make the best use of the cloud as a development and test environment.

After installing the Plunify Cloud plugin, developers can click buttons in the Vivado GUI to offload compute-intensive builds to the cloud or directly access a preloaded cloud machine with Vivado Design Suite.

“FPGA designers are not IT specialists,” says Plunify Vice President of Business Development Kirvy Teo. “We work closely with Xilinx so that users can leverage the cloud securely with a single button click in Vivado without requiring complicated IT setup and security issues. The capability enables greater flexibility for FPGA design teams to move their development workflows to the cloud at a moment’s notice during times of peak demand.”

The Plunify Cloud Platform is available on the Amazon Web Services™ (AWS) through an hourly licensing model that changes traditional development workflow. With abundant, affordable licensing and compute resources, chip designers can apply machine learning techniques using Plunify solutions to optimize their designs.

Plunify’s InTime performance optimization tool takes advantage of multiple concurrent compilations in the cloud to meet design performance targets and reduce product time to market for electronics companies.

A video detailing how it works can be found on YouTube.

About Plunify

Solutions from Plunify enable designers to meet FPGA design performance targets, shorten product time to market and reduce development costs with no disruption to existing workflows. It solves complex chip design timing and performance problems through machine learning techniques for a variety of markets. Those include communications, data center applications and applications such as high-end test and measurement equipment, advanced driver assistance systems (ADAS) and high-frequency trading (HFT). Plunify’s portfolio includes the Plunify Cloud™ and EDAxtend™ chip design platforms, InTime timing closure tool and InTime Service.

Leave a Reply

featured blogs
Apr 25, 2024
Structures in Allegro X layout editors let you create reusable building blocks for your PCBs, saving you time and ensuring consistency. What are Structures? Structures are pre-defined groups of design objects, such as vias, connecting lines (clines), and shapes. You can combi...
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Littelfuse Protection IC (eFuse)
If you are working on an industrial, consumer, or telecom design, protection ICs can offer a variety of valuable benefits including reverse current protection, over temperature protection, short circuit protection, and a whole lot more. In this episode of Chalk Talk, Amelia Dalton and Pete Pytlik from Littelfuse explore the key features of protection ICs, how protection ICs compare to conventional discrete component solutions, and how you can take advantage of Littelfuse protection ICs in your next design.
May 8, 2023
41,656 views