industry news
Subscribe Now

Minima Processor Reduces SoC Energy Consumption for Near-Threshold Voltage Design

Unique IP-Based Approach Combines Hardware and Software with Designer’s Processor

OULU, FINLAND –– November 28, 2017 –– Minima Processor today announced its ultra-low power technology for near-threshold voltage design that uses its patented dynamic margining to minimize energy consumption while maintaining yield in systems-on-chip (SoCs).

Intended for a range of markets, including microcontroller, internet of things (IoT), in-body medical and connectivity, the Minima dynamic-margining approach is a unique intellectual-property (IP)-based methodology for near-threshold voltage design. It combines hardware and software to enable circuits to function at their lowest possible power for any given task, data or ambient condition.

The Minima solution also includes ultra-wide dynamic voltage and frequency scaling (DVFS), a framework to change frequency and/or operating voltage of a processor based on active system function. The energy savings over all applications when both dynamic margining and ultra-wide DVFS are deployed is up to 15-20X lower energy as compared to nominal voltage design.

Minima Processor is engaging with mid-sized and large semiconductor companies now. In an early engagement of the technology, Minima and Arm are partnering to produce a low-power implementation of an Arm® Cortex®-M3 processor.

“Achieving a 15-20X reduction in energy in an IoT SoC is an impressive feat, and one that will open up a whole new set of IoT applications,” says Phil Burr, director of portfolio product management, Arm. “The Arm Cortex-M3 processor is already the processor of choice in billions of embedded devices, and Minima’s solution for Cortex-M3, combined with no upfront license fees for the processor through the Arm DesignStart™ program, offers a compelling combination for developers looking to create very low-energy IoT devices.”

A joint Arm/Minima whitepaper is available at: < url to come >

The Minima Approach to Near-Threshold Voltage Design

“Energy is the driving design parameter especially for systems that are ‘always on’ to process audio, visual or sensor data,” affirms Lauri Koskinen, Minima Processor’s chief technology officer and co-founder. “With the semiconductor industry continually searching for solutions that reduce energy consumption for new market requirements and functionality, we are committed to delivering near-threshold voltage design solutions that work for whatever processors our partners choose. Minima’s approach is the only way that minimizes energy across a broad range of processor solutions.”

The Minima dynamic-margining technology works with a designer’s CPU or DSP processor of choice, providing hardware and software IP to enable the device to modify power usage in real time during operation in response to performance needs, process variation or environmental conditions.

Conventional, static approaches to near-threshold voltage design focus on robust gate libraries for low-power operations, but still have to add margin to mitigate process variation and environmental conditions during operation. Minima dynamic margining automatically adjusts power/performance in response to operating conditions in real time. The Minima OS-controlled middleware enables the lowest power operation with a best-case/nominal operation target, rather than the worst-case target used by static approaches.

Funding to Develop Technology, Expand Engineering, Build Channels

Minima Processor announced in June it raised approximately $5.5 Euros ($6.4 million U.S.) in funding from Aalto University, CFT Nordic Investment Center, Lifeline Ventures, VTT Ventures and angel investors. Funding will be used to further develop its technology, expand its engineering staff and build the sales and support channel.

Lifeline Venture Partner Juha Lindfors remarks: “We consider Minima’s technology as a very promising breakthrough that allows radically improved processor energy efficiency. Minimizing the energy consumption is the key factor in the vastly growing IoT markets and Minima’s expertise on that field is first class.”

About Minima Processor

Minima Processor of Oulu, Finland, provides near-threshold voltage design solutions that employ dynamic margining and ultra-wide dynamic voltage and frequency scaling (DVFS) to minimize energy consumption in system-on-chip (SoC) designs. The Minima margining approach is a unique intellectual-property (IP)-based methodology for near-threshold voltage design that combines hardware and software to enable circuits to function at their lowest possible power for any given task, data or ambient condition. Founded in 2016 by seasoned technical and R&D professionals with expertise in energy-efficiency technology, it is privately held and funded by Aalto University, CFT Nordic Investment Center, Lifeline Ventures, VTT Ventures, and angel investors. Minima is a founding member of the RISC-V Foundation.

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...