industry news
Subscribe to EE Journal Daily Newsletter

Mentor Catapult HLS Enables Stream TV’s R&D Group SeeCubic to Develop Glasses-Free 3D Digital Display IP

Mentor, a Siemens business, today announced that Stream TV Networks’ R&D center SeeCubic has successfully used Mentor’s Catapult® High-Level Synthesis (HLS) tool to create an IP block that converts 2D or stereo-3D video content to the Ultra-D™ format. The Ultra-D glasses-free 3D technology is able to create a far more realistic and immersive viewing experience than glasses-based 3D technologies. SeeCubic will be demonstrating the technology live on a 65” 4K display in Mentor’s booth (#947) at the Design Automation Conference June 19-21st in Austin, TX.

“Catapult has enabled SeeCubic to develop our real-time conversion IP block without upfront choice of a targeted IC technology,” said Hans Zuidema, CTO of Stream TV Networks. “We have validated the IP design in an FPGA, and retargeting to a new partner’s technology is easily facilitated by Catapult HLS. We are now ready to start deep IC integration with strategic partners for use in mobile devices and display-SoCs.”

This newly developed IP block implements patented, proprietary Ultra-D depth-estimation algorithms. The Catapult HLS C/C++ to register-transfer level (RTL) flow gives designers the ability to make algorithmic changes in late stages of IP development and to mutually optimize the algorithm and the digital micro-architecture. The integrated verification environment allows re-use of the software tests for generated RTL code, which reduces the need for dedicated RTL test-benches by more than 80 percent. The HLS methodology has reduced the overall development effort for SeeCubic by more than 50 percent. The design is fully validated and demonstrable on an FPGA platform; and because Catapult HLS source is technology-independent, designers can easily port designs to various FPGA and ASIC technologies.

Stream TV’s breakthrough Ultra-D technology is the only proprietary glasses-free 3D solution that delivers both a stunning visual display as well as content conversion from any 2D or 3D source.

 

Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.

Leave a Reply

featured blogs
Aug 18, 2017
After leaving the title of yesterday's post in German, the obvious place to go for the next stop on the summer of computer museums is Germany. If you ask people which was the first digital computer, the answer tends to vary with the respondent's nationality. Do comp...
Aug 16, 2017
With our last web update, we brought you a major update to our on-site search capabilities, an update to how we serve static webfiles on the website, and a few new content pages for industry standard products. In July, we continued to make improvements to our recently rele...
Aug 09, 2017
Recall for a moment a scene—you’ve probably witnessed something like it at trade shows or on video dozens of times. A robot arm moves purposefully from its rest position. It swoops down on an object—a sphere, say—plucks it up, holds it aloft, replaces it, ...
Aug 03, 2017
Speedcore eFPGAs are embeddable IP that include look-up tables, memories, and DSP building blocks, allowing designers to add a programmable logic fabric to their SoC. The Speedcore IP can be configured to any size as dictated by the end application. The SoC supplier defines t...