industry news
Subscribe Now

Mentor and PhoeniX Software Offer New Integration to Speed Time to Tape-Out for Photonics Circuits

Mentor, a Siemens business, today announced a new integration with PhoeniX Software that reduces tape-out time for integrated photonics designers by enabling faster iterations between final sign-off verification and the design tool. Designers using the new integration will be able to more quickly identify and correct layout issues to ensure their designs comply with manufacturing requirements.

The OptoDesigner platform from PhoeniX Software synthesizes photonics circuits based on correct-by-construction algorithms given certain performance criteria, much like Pcells and module generators in a typical CMOS flow. However, because photonics designs use many curvilinear shapes that must be approximated in GDSII for the foundries, designers rely on advanced features in the industry-leading Calibre® nm Platform, such as the Calibre Pattern Matching and Calibre eqDRC™ equation-based design rule checking functionality, for sign-off physical verification.

The integration between OptoDesigner and the Calibre nm Platform enables designers to run Calibre verification directly from the OptoDesigner design tool using the Calibre Interactive™ invocation GUI, then receive and view the results in OptoDesigner via the Calibre RVE™ results viewing environment. Highlighting, zooming, waiver management and error debugging can be performed through the Calibre RVE interface, while making corrections in OptoDesigner. OptoDesigner can also import the Calibre results directly into the tool, if the designer so desires. The interface was developed via the Mentor OpenDoor® program, a mechanism that supports the development, certification, and distribution of interfaces among EDA vendors to promote open interoperability.

“We are delighted to introduce this joint solution to our mutual customers,” said Twan Korthorst, CEO of PhoeniX Software “Mentor’s Calibre Platform is the sign-off tool of choice for all major foundries, including those offering silicon photonics. With this integration, designers working in OptoDesigner can be confident that not only will their tape-outs satisfy all manufacturing requirements, but they can also quickly see and address any changes they need to make to their design during verification.”

“Photonics design is a future growth segment of the semiconductor market,” said Michael Buehler-Garcia, senior director of marketing for Calibre Design solutions in the Design-to-Silicon division of Mentor. “We are pleased to be working with PhoeniX Software, a leader in photonic IC design solutions, to offer advanced design methodologies that will help bring high-quality silicon photonics products to market.”

PhoeniX Software and Mentor will be discussing the silicon photonics market, and presenting a demo of the new and future integration plans between Mentor Calibre and PhoeniX Software solutions, at the Design Automation Conference (DAC) on Wednesday, June 21, at 1:00 PM in the Mentor booth. Register now to learn more about how this integration can help you speed time to tape-out for your integrated photonics designs.

Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Website: http://www.mentor.com.

Mentor Graphics, Mentor and Calibre are registered trademarks, and eqDRC, RVE and Interactive are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owner.

Leave a Reply

featured blogs
Apr 19, 2024
Data type conversion is a crucial aspect of programming that helps you handle data across different data types seamlessly. The SKILL language supports several data types, including integer and floating-point numbers, character strings, arrays, and a highly flexible linked lis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Digi XBee 3 Global Cellular Solutions
Sponsored by Mouser Electronics and Digi
Adding cellular capabilities to your next design can be a complicated, time consuming process. In this episode of Chalk Talk, Amelia Dalton and Alec Jahnke from Digi chat about how Digi XBee Global Cellular Solutions can help you navigate the complexities of adding cellular connectivity to your next design. They investigate how the Digi XBee software can help you monitor and manage your connected devices and how the Digi Xbee 3 cellular ecosystem can help future proof your next design.
Nov 6, 2023
21,744 views