industry news
Subscribe to EE Journal Daily Newsletter
5 + 5 =

Menta Joins GLOBALFOUNDRIES’ FDXcelerator™ Partner Program

Embedded FPGA IP enables built-in programmability in complex SoCs

Montpellier, France – October 23, 2017 – Menta today announced that it has joined GLOBALFOUNDRIES’ FDXcelerator™ Partner Program. As part of the Program, Menta will provide embedded FPGA (eFPGA) IP that enables a new level of built-in hardware programmability in 22FDX® System-on-Chip (SoC) designs targeting automotive applications such as ADAS, vision processors and ISP.

GF’s FDXcelerator Program provides a framework for partners across the supply chain (EDA, ASIC, test, design, IP and packaging) to integrate products or services into validated design solutions, providing a catalog of offerings that can be re-used and adapted to accommodate a range of customer and application-specific requirements.  Leveraging the collaboration under the FDXcelerator program allows customers to design new 22FDX SoCs and move to new advanced FD-SOI process nodes while minimizing development costs and time-to-market.

“Menta and their eFPGA IPs are a complementary addition to GF’s Partner Program,” said Jai Durgam, vice president, Customer Design Enablement at GF. “Their eFPGA IP and associated software provides customers with a solution that enables flexibility in their designs, while at the same time supporting post-production hardware updates that further reduces cost and time to market.”

“Menta is pleased to join the GF’s FDXcelerator Program,” said Vincent Markus, CEO at Menta. “Menta’s eFPGAs are proven on several of GF’s advanced process nodes. Taking this collaboration to the next level, as part of the FDXcelerator program, will now bring the benefits of our eFPGA fabric to a broader range of partners and customers, increasing design flexibility across multiple emerging applications.”

Menta’s eFPGA IP includes customer-defined array sizes for the embedded logic blocks (eLB), embedded application blocks (eAB), and embedded memory blocks (eMB), each of which are customizable in type, number and size to address various markets and applications. The eFPGA IP cores are designed for standard test compatibility with all common test solutions, featuring fault coverage up to 99.8 percent. The eFPGA technology is supplied with Menta’s proven Origami tool chains, including RTL synthesis in VHDL, Verilog or SystemVerilog, as well as support for SDC application design constraints. Menta eFPGA can be fully verified within the customer’s existing design flow.

About Menta

Menta is a privately held company based in Montpellier, France. The company provides embedded FPGA (eFPGA) technology for System on Chip (SoC), ASIC or System in Package (SiP) designs, from EDA tools to IP generation. Menta’s technology is based on scalable, customizable and easily programmable architecture created to provide programmability for next-generation ASIC design with the benefits of FPGA design flexibility. Menta’s technology can support any CMOS process node and foundry. For more information, visit the company website at: www.menta-efpga.com

Leave a Reply

featured blogs
Nov 17, 2017
CASPA is the Chinese American Semiconductor Professional Association. Once a year they have their annual conference and dinner banquet. I ended up getting involved with them a few years ago when I stepped in with 24-hours' notice to moderate a panel session for them, plu...
Nov 15, 2017
SuperComputing 2017 remains in full force this week from the Colorado Convention Center in Denver.  There are lots of activity in presentations, seminars, demonstrations and exhibits on the tradeshow floor. Stay tuned to the Samtec blog the rest of the week for more highligh...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...