industry news
Subscribe Now

Intel FPGAs Bring Power to Artificial Intelligence in Microsoft Azure

What’s New: At the Microsoft Build conference today, Microsoft debuted Azure Machine Learning Hardware Accelerated Models powered by Project Brainwave integrated with the Microsoft Azure Machine Learning SDK for preview. Customers gain access to industry-leading artificial intelligence (AI) inferencing performance for their models using Azure’s large-scale deployments of Intel® FPGA (field programmable gate array) technology.

“We are an integral technology provider for enabling AI through our deep collaboration with Microsoft. AI has the potential for a wide range of usage scenarios from training to inference, language recognition to image analysis, and Intel has the widest portfolio of hardware, software and tools to enable this full spectrum of workloads.”

– Daniel McNamara, corporate vice president and general manager of the Programmable Solutions Group at Intel Corporation

What It Means: Data scientists and developers can easily use deep neural networks (DNN) for a variety of real-time workloads, including those in manufacturing, retail and healthcare, across the world’s largest accelerated cloud. They can train a model, then deploy it on Project Brainwave, leveraging Intel FPGAs, either in the cloud or on the edge.

Why It’s Important: Project Brainwave unlocks the future of AI by unleashing programmable hardware using Intel FPGAs to deliver real-time AI. The FPGA-fueled architecture is economical and  power-efficient, with a very high throughput that can run ResNet 50, an industry-standard DNN requiring almost 8 billion calculations, without batching.  AI customers do not need to choose between high performance or low cost.

How It Works: Using the Azure Machine Learning SDK for Python, customers will be able to specialize image-recognition tasks by retraining ResNet 50-based models with their data.

For real-time AI workloads, the compute intensity requires a dedicated hardware accelerator. Intel FPGAs allow Azure to configure the hardware exactly for the task to deliver peak performance.

 “With today’s announcement, customers can now utilize Intel’s FPGA and Intel Xeon technologies to use Microsoft’s stream of AI breakthroughs on both the cloud and the edge,” said Doug Burger, distinguished engineer, Microsoft Corp. “These new capabilities will allow the integration of AI into real-time processes to transform businesses with the power of Microsoft Azure and Microsoft AI.”

FPGAs can be further refined or completely repurposed based on the specific requirements of the Azure workload. Azure’s architecture developed with Intel FPGA and Intel® Xeon® processors enables innovation with accelerated AI on the user’s terms for custom software and hardware configuration. Customers can access the Project Brainwave public preview.

A limited preview of Project Brainwave is available, enabling users to access Microsoft-designed Intel FPGA-based systems on-premises, acting as an Azure IOT Edge device and connecting into Azure IoT Hub.

Intel at Microsoft Build: To learn more about Intel’s activities with Microsoft, come to Microsoft Build, May 7-9 in Seattle, Washington.

Leave a Reply

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Industrial Drives and Pumps -- onsemi and Mouser Electronics
Sponsored by Mouser Electronics and onsemi
In this episode of Chalk Talk, Amelia Dalton and Bob Card and Hunter Freberg from onsemi discuss the benefits that variable frequency drive, semiconductor optimization, and power switch innovation can bring to industrial motor drive applications. They also examine how our choice of isolation solutions and power packages can make a big difference for these kinds of applications and how onsemi’s robust portfolio of intelligent power modules, current sensing solutions and gate drivers are a game changer when it comes to industrial motor drive applications.
Mar 25, 2024
3,442 views