industry news
Subscribe Now

Imec Achieves Record Low Contact Resistivity on Ga-doped Ge Source/Drain Contacts for pMOS Transistors

LEUVEN, Belgium—Dec. 4, 2017 – At this week’s 2017 International Electron Devices Meeting (IEDM), imec, the world-leading research and innovation hub in nanoelectronics and digital technology, reports ultralow contact resistivity of 5×10-10Ωcm2 on Gallium (Ga)-doped p-Germanium (Ge) source/drain contacts. The low contact resistivity and high level of Ga activation were achieved after nanosecond laser activation (NLA) at low thermal budget. The results show that highly Ga-doped Ge-rich source/drain contacts provide a promising route for suppressing parasitic source/drain resistance in advanced pMOS devices.

These  breakthrough results are important in light of further downscaling of the CMOS source/drain contact area, which is challenged by a parasitic source/drain resistance and results in suboptimal transistor functioning. High dopant activation is known to be an attractive approach for lowering source/drain contact resistance. Traditionally in pMOS devices, Silicon (Si) source/drain contacts with high boron (B) activation are used. But in more advanced pMOS devices, Ge- and SiGe(Sn)-based source/drain are a promising alternative since they introduce beneficial strain. However, the higher the Ge content, the lower the boron activation and solubility in Ge or Ge-rich SiGe.

The new findings result from a comprehensive study of Ga dopant activation in Si, Si0.4Ge0.6 and Ge conducted by imec, KU Leuven (Belgium) and Fudan University (Shangai, China). In this study, either rapid thermal annealing (RTA) or Applied Materials’ nanosecond laser activation (NLA) were used as dopant activation technologies, after Ga ion implantation. A record low contact resistivity of 5×10-10Ωcm2 and a high dopant activation level of 5x1020cm-3 were obtained for Ga-doped Ge source/drain contacts after NLA. The low contact resistivity can be attributed to a beneficial Ge/Ga surface aggregation following the NLA process. With RTA activation at 400°C, a contact resistivity as low as 1.2×10-9Ωcm2 was reported. The study shows that Ga might be preferred over B as a dopant for Ge or high-Ge content source/drain contacts in pMOS devices.

“For the first time, we have achieved contact resistivities far below 10-9Ωcm2 for high-Ge content source/drain contacts,” said Naoto Horiguchi, distinguished member of the technical staff at imec. “This proves that Ga doping and activation by NLA or RTA are an attractive alternative to boron doping for these source/drain contacts. It provides a possible path for further performance improvement using the current source/drain schemes in next-generation technology nodes.”

The results were obtained at low thermal budget activation, making Ga doping particularly attractive for devices that require low-thermal budget processing.

Imec’s research into advanced logic scaling is performed in cooperation with key CMOS program  partners including GlobalFoundries, Huawei, Intel, Micron, Qualcomm, Samsung, SK Hynix, SanDisk/Western Digital, Sony Semiconductor Solutions, TOSHIBA Memory and TSMC.

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...