industry news
Subscribe to EE Journal Daily Newsletter
4 + 3 =

Flex Logix Joins TSMC IP Alliance Program

Mountain View, Calif., September 5, 2017 – Flex Logixä Technologies, Inc., the leading supplier of embedded FPGA IP and software, today announced that it has joined the TSMC IP Alliance Program included in TSMC’s Open Innovation Platform®.

Flex Logix has worked closely with TSMC since Flex Logix was founded in 2014 and now has its EFLXÒ Embedded FPGA IP and software tools available for TSMC 16FFC/FF+, TSMC 28HPM/HPC and TSMC 40ULP/LP. For each EFLX IP core in each process, Flex Logix has designed, fabricated and validated a validation chip to demonstrate full-speed, high utilization performance and power specs over the full temperature and voltage operating ranges. Flex Logix has worked with TSMC to ensure its documentation, design methodology, validation chip architecture and testing all meet TSMC’s rigorous standards to become an IP Alliance Member.

EFLX embedded FPGA arrays are available on these TSMC processes in a wide range of sizes from 100 LUTs to >100,000 LUTs with options for DSP/MAC and any type/size RAM. Flex Logix will implement EFLX embedded FPGA on any additional TSMC process node as TSMC customers request. Over time, Flex Logix expects EFLX to be available on every node from 180nm to 7nm.

“Flex Logix offers high density, high performance, scalable embedded FPGA,” said Suk Lee, TSMC Senior Director, Design Infrastructure Marketing Division. “We see good customer activity and interest in this emerging Semiconductor IP category and are pleased to have Flex Logix as an IP Alliance Member.”

Embedded FPGA is a new type of semiconductor IP enabling high-volume chip designers to incorporate reconfigurable logic to allow chips to be updated even in-system to adapt to new standards, new protocols, new algorithms and to customize chips for customers faster and more cost effectively than mask changes. Applications for embedded FPGA exist for networking, wireless base station, data center, deep learning, microcontroller, IoT, aerospace/defense and a range of other markets.

“We are proud to be joining the TSMC IP Alliance and appreciate TSMC’s support in helping us achieve membership,” said Geoff Tate, CEO of Flex Logix. “Our customers are in fab, in design, and in evaluation of EFLX embedded FPGA for a wide range of applications and our IP Alliance membership will enable us to support them even better going forward.”

 

About Flex Logix

Flex Logix, founded in March 2014, provides solutions for reconfigurable RTL in chip and system designs using embedded FPGA IP cores and software. The company’s technology platform delivers significant customer benefits by dramatically reducing design and manufacturing risks, accelerating technology roadmaps, and bringing greater flexibility to customers’ hardware. Flex Logix has raised more than $12 million of venture capital. It is headquartered in Mountain View, California and has sales rep offices in China, Europe, Israel, Japan, Taiwan and Texas. More information can be obtained at http://www.flex-logix.com or follow on Twitter at @efpga.

Leave a Reply

featured blogs
Nov 17, 2017
CASPA is the Chinese American Semiconductor Professional Association. Once a year they have their annual conference and dinner banquet. I ended up getting involved with them a few years ago when I stepped in with 24-hours' notice to moderate a panel session for them, plu...
Nov 15, 2017
SuperComputing 2017 remains in full force this week from the Colorado Convention Center in Denver.  There are lots of activity in presentations, seminars, demonstrations and exhibits on the tradeshow floor. Stay tuned to the Samtec blog the rest of the week for more highligh...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...