industry news
Subscribe Now

Flex Logix EFLX4K IO eFPGA Core Enables Very Wide Bus Connections for Networking Applications

MOUNTAIN VIEW, Calif.– June 26, 2018 –Flex Logix Technologies, Inc.the leading supplier of embedded FPGA (eFPGA) IP, architecture and software, announced today a new member of the EFLXÒ4K eFPGA Core Family: the EFLX4K IO eFPGA core.  This new core is designed for networking and applications with many heterogeneous processors where customers need to connect very wide buses with relatively small eFPGAs.

“Customers can achieve significant performance advantages when they can connect very wide buses as needed in their designs,” said Geoff Tate, CEO and cofounder of Flex Logix. “While traditional FPGA lacked this flexibility, eFPGA can be easily optimized for various bus sizes, which is critical in networking applications that need as much performance as possible.”

The EFLX4K IO eFPGA core is a derivative of the EFLX4K Logic core optimized for very wide buses. It is available now for implementation on any new process node in about 6-8 months (less where the EFLX4K Logic eFPGA is already implemented). The dimensions of the EFLX4K IO are identical to the EFLX4K Logic and DSP cores to deliver the most flexibility in creating an arrayable solution from a single array (~4K LUT4 equivalents) to at least a 7×7 array (over ~200K LUT4 equivalents).  The interconnect network is the same, silicon proven network in the current EFLX4K cores: what changes is that some of the programmable logic is replaced with I/O.

The EFLX4K IO eFPGA core has 1640 inputs and 1640 outputs. This compares to 632 inputs and 632 outputs for the EFLX4K Logic core. The extra inputs and outputs are asymmetrically added all on one side since in typical networking applications the number of input signals are much more than the number of output signals. With the EFLX4K IO eFPGA core, a 1024 bit wide bus can be wired into one side!  Wider bus inputs can be handled using multiple EFLX4K IO cores in an array as needed.

The EFLX4K IO can be intermixed in arrays of at least 7×7 with the EFLX4K Logic and DSP cores.

Learn more about the EFLX4K IO from our technologists at DAC, Monday June 25 – Wednesday June 27 at Flex Logix’s booth #2318.  Or email us at info@flex-logix.com

Leave a Reply

featured blogs
Jul 17, 2018
In the first installment, I wrote about why I had to visit Japan in 1983, and the semiconductor stuff I did there. Today, it's all the other stuff. Japanese Food When I went on this first trip to Japan, Japanese food was not common in the US (and had been non-existent in...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...