industry news
Subscribe Now

Flex Logix Co-Founders Awarded Interconnect Patent for Connecting Any Kind OF RAM Between eFPGA Cores to Create Application-Optimized eFPGA Arrays

New RAMLinx Solution Enables the Integration of Any Size, Amount or Type of RAM in eFPGA Arrays

MOUNTAIN VIEW, Calif. – May 15, 2018 –  Flex Logix Technologies, Inc., the leading supplier of embedded FPGA (eFPGA) IP, architecture and software, announced that an additional switch interconnect patent, U.S. Patent 9,973,194, was issued today to Flex Logix, naming its co-founders Cheng Wang and Geoff Tate as the inventors. This patent, which builds on the tiling interconnect patents issued to Flex Logix in late 2017 and early 2018, highlights a breakthrough technology feature of the company’s EFLXâ platform, which enables the integration of any kind and amount of RAM between tiles of eFPGA arrays using silicon proven building blocks. This solution, called RAMLinx, enables customization of an eFPGA array to exactly fit customers’ needs.

“Traditional FPGA technology used by our competition is not capable of achieving the flexibility and advantages that this patent describes,” said Geoff Tate, CEO and co-founder of Flex Logix. “This is a major competitive advantage for our customers because their applications require many different types of RAM in various amounts.  Traditional FPGA technology offers only “block RAM,” or dual port RAM, typically in a fixed ratio of RAM to LUTs.  With the Flex Logix architecture, customers can have no RAM, a little RAM or a lot of RAM and they can specify single-port RAM, dual-port RAM, and the type of RAM including specialty RAM such as TCAM.”  In addition, the RAM can optionally have parity or ECC as needed.

The technology described in this new patent builds on the tiling architecture of the EFLX eFPGA to utilize the otherwise unused input and output pins of each tile not on the perimeter of the array to provide flexible connections to any kind of RAM located between the tiles of the eFPGA array.  The ArrayLinx mesh connection is routed over top of the RAMs to provide connectivity between tiles of the EFLX eFPGA.  The integrated RAM is an integral part of the eFPGA array and is programmed by the EFLX compiler.  A RAMDEF file informs the EFLX compiler of the characteristics of the integrated RAM.  Typically, the integrated RAM is based on TSMC Memory Compilers, but could also be custom RAM the customer supplies such as TCAM.

The idea of integrating RAM between tiles can also be extended to integrating any kind of custom logic block between tiles – again enabling customization of an eFPGA array to exactly fit the customer’s needs.  As with the RAM, the custom logic block, e.g., a digital signal processor, is connected to the logic tiles via the otherwise unused input and output pins of one or more of the adjacent tiles.

About Flex Logix        

Flex Logix, founded in March 2014, provides solutions for reconfigurable RTL in chip and system designs using embedded FPGA IP cores, architecture and software. The company’s technology platform delivers significant customer benefits by dramatically reducing design and manufacturing risks, accelerating technology roadmaps, and bringing greater flexibility to customers’ hardware. Flex Logix has secured approximately $13 million of venture backed capital, is headquartered in Mountain View, California and has sales rep offices in China, Europe, Israel, Japan, Taiwan. More information can be obtained at http://www.flex-logix.com or follow on Twitter at @efpga.

Leave a Reply

featured blogs
Jul 20, 2018
https://youtu.be/KwrfcMtbMDM Coming from CDNLive Japan (camera Asushi Tanaka) Monday: Nicolas's Recipe for Digital Marketing in EDA Tuesday: Embargoed announcement Wednesday: Trends, Technologies, and Regulation in China's Auto Market Thursday: Breakfast Bytes Guide...
Jul 19, 2018
In the footer of Samtec.com, we'€™ve always made it easy to contact us by phone, email, or live chat (even fax back in the day!). To continue to progress this theme, you'€™ll now find a new helpful tool in the footer area of Samtec.com. This tool will match you up with yo...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...