industry news
Subscribe Now

FIVE FREE Operating Systems for ARM Cortex M0 / M0+ CPUs

Embedded Environments Co. has announced the availability of five free Novos™ Operating Systems specifically developed for embedded systems that use ARM Cortex M0 / M0+ CPUs.

These CPUs need a Compact Micro RTOS and the aim of each Novos environment is to provide a software architecture to match the specific requirements of the application in hand – no more, and no less than what is needed.

Attempts to cut-down a traditional RTOS are very hard work and potentially result in undocumented, unsustainable solutions. A good analogy is trying to strip-down a Rolls-Royce to create a small, agile go-kart – you should have got a go-kart in the first place. And building your own RTOS is also tough.

To overcome the issues with traditional approaches, the Novos family of Micro RTOS Environments has been built “from the ground up”, so there is no more “cutting out unwanted bits of RTOS”, and all Novos Environments are comprehensively tested, debugged, documented and supported, offering a fully-sustainable solution.

Each Novos environment represents a commonly-used embedded system architecture and has the services and features to support it. No more trying to squeeze a complex RTOS to fit the application or having to build a custom environment. What’s more, the footprint of the environment is completely scalable.

Typical applications will include: low-power portable devices; small battery-powered products; remotely located solar-powered devices; smart sensors; security products; and wearable technology.

The full C Source Code to each of the Novos environments is completely FREE and is available for downloading at For those developers requiring more complete information, a User Guide and a Services Reference Guide for each Novos Environment are separately available for purchase at a modest fee.

Depending on the family member, Novos environments support one or more Background tasks, the scheduling of which defines the product differentiation. In addition to Background operations, each Novos environment also includes pre-emptive priority scheduling of Foreground entities for handling interrupts, rapid response to time-critical device management events or high priority, real-time activities such as running a DSP algorithm.

The result is a powerful, scalable, efficient and flexible, yet easy-to-use, environment that allows developers to build applications on a software architecture that fits the needs of the application.

The family of Novos environments includes:

Novos FB (Foreground/Background Environment) – A single Background task (Super Loop) plus limited Foreground operations. 31 services/6 object classes.

Novos EFB (Extended Foreground/Background Environment) – a single Background task (Super Loop) plus extended Foreground operations. 53 services/8 object classes.

Novos FCFS (First Come First Served Scheduling Environment) –First Come, First Served scheduling of multiple Background tasks. 76 services/10 object classes.

Novos RRS (Round Robin Scheduling Environment) –Schedules multiple Background tasks using a Round Robin (Time-Sliced) policy. 78 services/10 object classes.

Novos PPS  (Pre-emptive Priority Scheduling) – Multitasking using pre-emptive priority, First Come, First Served and Round Robin scheduling of Background tasks.  96 services/10 object c

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...