industry news
Subscribe to EE Journal Daily Newsletter

Embedded FPGAs from Menta qualified for GLOBALFOUNDRIES’® Advanced 14nm FinFET and 32nm SOI Process Technologies

eFPGAs enable built-in programmability in SoCs targeting defense, aerospace, ADAS, IoT and data center applications

Montpellier, France – September 19, 2017 – Menta today announced that its embedded FPGA (eFPGA) IP is fully qualified for GLOBALFOUNDRIES’ (GF) advanced 14nm FinFET and 32nm SOI process technologies. Offered as part of GLOBALSOLUTIONS® Ecosystem, the eFPGA IP provides designers with a fully programmable FPGA fabric that can be embedded into any design. The eFPGA fabric allows modifications to the hardware both during development and post manufacturing, thereby reducing development time and cost.

GF’s advanced 14nm low power process (LPP) is ideal for meeting the requirements of reliability, power, stability and size of co-processing required of complex next-generation SoCs such as those used in defense, aerospace, ADAS, networking and data center systems. These characteristics were recently demonstrated in an eFPGA used by a large aerospace company in the United States.

“Menta is a great addition to GF’s 32nm SOI and 14LPP IP portfolios,” said David Sobczak, director of A&D program management and Trusted Foundry at GF. “Their standard-cell based eFPGA IP and associated software provides customers with a solution that enables flexibility and programmability in their designs. These are critical to implement customer-specific features that enable fast development and long lifetime for chips.”

Menta’s eFPGA IP comes with customer-defined array sizes for the embedded logic blocks (eLB), embedded application blocks (eAB), and embedded memory blocks (eMB), each of which are customizable in type, number and size to address various markets and applications. The eFPGA IP cores are designed for standard test compatibility with all common test solutions, featuring fault coverage up to 99.8%.

The eFPGA technology is supplied with Menta’s proven Origami tool chains, including RTL synthesis in VHDL, Verilog or SystemVerilog, as well as support for SDC application design constraints. Menta eFPGA can be fully verified within the customer’s existing design flow.

“Menta is thrilled to collaborate with an industry leader like GF to deliver eFPGAs to customers,” said Yoan Dupret, Managing Director at Menta. “Our ability to provide eFPGA IP on GF’s process nodes demonstrates the versatility of our IP and advanced capability of our software to address any technology and application requirement.”

For more information, please visit www.menta-efpga.com, or contact our customer support team at info@menta-efpga.com.

About Menta

Menta is a privately held company based in Montpellier, France. The company provides embedded FPGA (eFPGA) technology for System on Chip (SoC), ASIC or System in Package (SiP) designs, from EDA tools to IP generation. Menta’s technology is based on scalable, customizable and easily programmable architecture created to provide programmability for next-generation ASIC design with the benefits of FPGA design flexibility. Menta’s technology can support any CMOS process node and foundry. For more information, visit the company website at: www.menta-efpga.com

Leave a Reply

featured blogs
Oct 16, 2017
Here we conclude the blog series and highlight the results of Mediatek 's use of Cadence Perspec™ System Verifier for their SoC level verification. In case you missed it, Part 1 of the blog is here , and Part 2 of the blog is here . One of their key objectives was i...
Oct 13, 2017
With our last web update, we brought you several new additions to our on-site search, a new Microelectronics web experience, and our new 2017 product overview guide. In September, the updates to search came to a close (for now), we’ve added a few new content pages, and ...
Sep 12, 2017
Torrents of packets will cascade into the data center: endless streams of data from the Internet of Things (IoT), massive flows of cellular network traffic into virtualized network functions, bursts of input to Web applications. And hidden in the cascades, far darker bits try...
Sep 29, 2017
Our existing customers ask us some pretty big questions: “How can this technology implement a step-change in my specific process? How can Speedcore IP be integrated in my SoC? How can you increase the performance of my ASIC?” We revel in answering such questions. Ho...