industry news
Subscribe Now

Embedded FPGAs from Menta qualified for GLOBALFOUNDRIES’® Advanced 14nm FinFET and 32nm SOI Process Technologies

eFPGAs enable built-in programmability in SoCs targeting defense, aerospace, ADAS, IoT and data center applications

Montpellier, France – September 19, 2017 – Menta today announced that its embedded FPGA (eFPGA) IP is fully qualified for GLOBALFOUNDRIES’ (GF) advanced 14nm FinFET and 32nm SOI process technologies. Offered as part of GLOBALSOLUTIONS® Ecosystem, the eFPGA IP provides designers with a fully programmable FPGA fabric that can be embedded into any design. The eFPGA fabric allows modifications to the hardware both during development and post manufacturing, thereby reducing development time and cost.

GF’s advanced 14nm low power process (LPP) is ideal for meeting the requirements of reliability, power, stability and size of co-processing required of complex next-generation SoCs such as those used in defense, aerospace, ADAS, networking and data center systems. These characteristics were recently demonstrated in an eFPGA used by a large aerospace company in the United States.

“Menta is a great addition to GF’s 32nm SOI and 14LPP IP portfolios,” said David Sobczak, director of A&D program management and Trusted Foundry at GF. “Their standard-cell based eFPGA IP and associated software provides customers with a solution that enables flexibility and programmability in their designs. These are critical to implement customer-specific features that enable fast development and long lifetime for chips.”

Menta’s eFPGA IP comes with customer-defined array sizes for the embedded logic blocks (eLB), embedded application blocks (eAB), and embedded memory blocks (eMB), each of which are customizable in type, number and size to address various markets and applications. The eFPGA IP cores are designed for standard test compatibility with all common test solutions, featuring fault coverage up to 99.8%.

The eFPGA technology is supplied with Menta’s proven Origami tool chains, including RTL synthesis in VHDL, Verilog or SystemVerilog, as well as support for SDC application design constraints. Menta eFPGA can be fully verified within the customer’s existing design flow.

“Menta is thrilled to collaborate with an industry leader like GF to deliver eFPGAs to customers,” said Yoan Dupret, Managing Director at Menta. “Our ability to provide eFPGA IP on GF’s process nodes demonstrates the versatility of our IP and advanced capability of our software to address any technology and application requirement.”

For more information, please visit www.menta-efpga.com, or contact our customer support team at info@menta-efpga.com.

About Menta

Menta is a privately held company based in Montpellier, France. The company provides embedded FPGA (eFPGA) technology for System on Chip (SoC), ASIC or System in Package (SiP) designs, from EDA tools to IP generation. Menta’s technology is based on scalable, customizable and easily programmable architecture created to provide programmability for next-generation ASIC design with the benefits of FPGA design flexibility. Menta’s technology can support any CMOS process node and foundry. For more information, visit the company website at: www.menta-efpga.com

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Miniaturization Impact on Automotive Products
Sponsored by Mouser Electronics and Molex
In this episode of Chalk Talk, Amelia Dalton and Kirk Ulery from Molex explore the role that miniaturization plays in automotive design innovation. They examine the transformational trends that are leading to smaller and smaller components in automotive designs and how the right connector can make all the difference in your next automotive design.
Sep 25, 2023
26,017 views