industry news
Subscribe Now

Calnex Ships Industry’s First 100GbE Jitter Measurement Solution to enable Deployment of High-speed synchronous Ethernet Networks

EDINBURGH, SCOTLAND, May 12, 2017 – Calnex Solutions Ltd today shipped the industry’s first ever 100GbE Synchronous Ethernet (SyncE) Jitter measurement solution to a major North American equipment manufacturer. Providing 100GbE Jitter Generation and Jitter Tolerance measurement capability, the Paragon-100G enables the jitter performance of SyncE network equipment to be fully stressed and validated.

The ITU-T standard for SyncE (G.8262) has strict limits for both Jitter Tolerance and Jitter Generation. It’s vital that network equipment can tolerate the levels of Jitter specified by G.8262 and that equipment does not generate jitter above the limits specified by G.8262.

“Demand for bandwidth reached record highs in 2016 and is expected to continue in 2017 and beyond. Service Providers are deploying higher speed core networks, and Ethernet synchronisation is crucial for the end-to-end operation of these systems. Without being able to validate 100GbE SyncE performance, Equipment Manufacturers, cannot ensure their equipment will perform and comply with the SyncE standards” said Tommy Cook, Calnex CEO. “The Paragon-100G is the only test solution able to make the synchronisation and jitter measurements required to verify 100GbE SyncE jitter and wander standards compliance.”

Paragon-100G is the first instrument to enable full testing of both PTP and SyncE technologies at 100GbE according to ITU-T standards including G.8273.2 and G.8262. For more information on the Paragon-100G visit: http://calnexsol.com/en/solutions/paragon-100g

About Calnex Solutions

Calnex Solutions is a leading provider of R&D test solutions for Ethernet synchronisation technologies. The company serves customers in more than 45 countries, including many of the largest telecom companies in the world. Information about Calnex is available on the Web at www.calnexsol.com.

Leave a Reply

featured blogs
Apr 23, 2024
The automotive industry's transformation from a primarily mechanical domain to a highly technological one is remarkable. Once considered mere vehicles, cars are now advanced computers on wheels, embodying the shift from roaring engines to the quiet hum of processors due ...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

SLM Silicon.da Introduction
Sponsored by Synopsys
In this episode of Chalk Talk, Amelia Dalton and Guy Cortez from Synopsys investigate how Synopsys’ Silicon.da platform can increase engineering productivity and silicon efficiency while providing the tool scalability needed for today’s semiconductor designs. They also walk through the steps involved in a SLM workflow and examine how this open and extensible platform can help you avoid pitfalls in each step of your next IC design.
Dec 6, 2023
18,409 views