industry news
Subscribe Now

Calnex Ships Industry’s First 100GbE Jitter Measurement Solution to enable Deployment of High-speed synchronous Ethernet Networks

EDINBURGH, SCOTLAND, May 12, 2017 – Calnex Solutions Ltd today shipped the industry’s first ever 100GbE Synchronous Ethernet (SyncE) Jitter measurement solution to a major North American equipment manufacturer. Providing 100GbE Jitter Generation and Jitter Tolerance measurement capability, the Paragon-100G enables the jitter performance of SyncE network equipment to be fully stressed and validated.

The ITU-T standard for SyncE (G.8262) has strict limits for both Jitter Tolerance and Jitter Generation. It’s vital that network equipment can tolerate the levels of Jitter specified by G.8262 and that equipment does not generate jitter above the limits specified by G.8262.

“Demand for bandwidth reached record highs in 2016 and is expected to continue in 2017 and beyond. Service Providers are deploying higher speed core networks, and Ethernet synchronisation is crucial for the end-to-end operation of these systems. Without being able to validate 100GbE SyncE performance, Equipment Manufacturers, cannot ensure their equipment will perform and comply with the SyncE standards” said Tommy Cook, Calnex CEO. “The Paragon-100G is the only test solution able to make the synchronisation and jitter measurements required to verify 100GbE SyncE jitter and wander standards compliance.”

Paragon-100G is the first instrument to enable full testing of both PTP and SyncE technologies at 100GbE according to ITU-T standards including G.8273.2 and G.8262. For more information on the Paragon-100G visit: http://calnexsol.com/en/solutions/paragon-100g

About Calnex Solutions

Calnex Solutions is a leading provider of R&D test solutions for Ethernet synchronisation technologies. The company serves customers in more than 45 countries, including many of the largest telecom companies in the world. Information about Calnex is available on the Web at www.calnexsol.com.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
14,030 views