industry news
Subscribe Now

ASSET’s fast test and programming tools for Xilinx

Zynq-7000 SoC systems accelerate design and production
– In development, ScanWorks automates complex DDR tuning to optimize memory performance
– In manufacturing, faster flash programming with ScanWorks enhances throughput
– In repair, ScanWorks’ automated functional test at processor speeds finds the toughest faults quickly
Richardson, TX (August 9, 2018) – Faster test and programming tools from ASSET® InterTech will accelerate development and production cycles for designs based on Xilinx Zynq®-7000 SoCs. These new tools, which join the ScanWorks® platform for fast test and programming, take advantage of a target agent running out of a small amount of on-chip memory associated with one of the Arm Cortex® cores in the Zynq-7000 SoC.
“Optimizing the performance of DDR memories and programming flash memory can be particularly time consuming and troublesome for developers and production engineers,” said Larry Osborn, the ScanWorks PFx product manager for ASSET. “These processor-based fast tools (PFx) sidestep many of the difficulties. For example, developers can fine-tune the performance of DDR memories in about an hour with ScanWorks instead of potentially weeks without it.”
Included with each of the new tools are example board configuration files that support the most popular development platforms from Xilinx and third parties, including the Zedboard.
Processor-based Functional Test for DDR (PFTDDR)
Long before the operating system or any application software is available, the ScanWorks PFTDDR tool can automate much of the functional testing of DDR memories connected to one or more of the Arm Cortex cores on a Zynq-7000 SoC. Instead of using predefined DDR parameters which likely won’t achieve optimum system performance, the PFTDDR tool needs only a few parameters from the user to configure the DDR memory controller, set up the physical interface (PHY) to the memories and otherwise fine-tune the operation of the memory channels for optimum system performance. Rather than about an hour with PFTDDR, manually optimizing DDR performance could take a week or more. In addition, any recalibration of DDR operations triggered by an engineering change order during development can be completed just as quickly.
Processor-based Fast Programming (PFP)
Temporarily embedding a fast programming engine in the Zynq-7000’s on-chip RAM allows flash memory to be loaded with system and application software at speeds that will not slow down a production line. Instead of a slower process, such as one based on boundary-scan technology embedded in chips, the ScanWorks PFP tool capitalizes on the much faster speeds of the Zynq-7000’s Arm processor and, when available, an Ethernet port to program flash memory up to 10 times faster. And should there be an update or change to the software already loaded into flash devices in inventory, those devices can be quickly reprogrammed with ScanWorks PFP before they are shipped.
Processor-based Functional Test (PFT)
Since it relies on a target agent in the on-chip memory in the Zynq-7000 SoC, the ScanWorks PFT tool can functionally test the devices and I/O buses on a printed circuit board at the speed of the Arm core. At-speed testing enhances test coverage by detecting cross talk and other forms of injected noise that might typically escape other structural testing methods. Since no operating system, boot loader or other type of system software is needed, PFT is an ideal solution for functionally testing prototype or production boards.
Pricing and Availability
The PFx tools for ScanWorks are available now from ASSET InterTech and its distributors. For product information, visit www.asset-intertech.com/products/scanworks-board-functional-test-device-programming or download a getting started guide for the Zedboard at www.asset-intertech.com/products/eresource/accelerate-your-zilinx-zynq-designs-pfx. Annual subscriptions start at $4,000.
About ASSET InterTech
ASSET InterTech (www.asset-intertech.com) is a leading supplier of tools to debug, validate and test software and hardware. The company’s SourcePoint™ software debug and trace platform and ScanWorks platform for fast test and programming work in tandem to give engineers real insight from code to silicon. SourcePoint is a best-in-class, powerful debugger that includes advanced trace tools to gather data from code and quickly debug complex embedded software systems. ScanWorks includes fast test and programming tools that accelerate the development and production of circuit boards. Together, SourcePoint and ScanWorks empower engineers with tools and technology for the entire life-cycle of a system, beginning with development, through production and into field service. ASSET InterTech is located at 2201 North Central Expressway, Suite 105, Richardson, TX 75080, or call 888-694-6250.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

PIC® and AVR® Microcontrollers Enable Low-Power Applications
Sponsored by Mouser Electronics and Microchip
In this episode of Chalk Talk, Amelia Dalton and Marc McComb from Microchip explore how Microchip’s PIC® and AVR® MCUs are a game changer when it comes to low power embedded designs. They investigate the benefits that the flexible signal routing, core independent peripherals, and Analog Peripheral Manager (APM) bring to modern embedded designs and how these microcontroller families can help you avoid a variety of pitfalls in your next design.
Jan 15, 2024
14,030 views