industry news
Subscribe to EE Journal Daily Newsletter
5 + 5 =

ASIX Adopts Synopsys’ USB Type-C Subsystem Verification Solution

Solution Supports USB, USB PD and DisplayPort on Type-C and is Expandable to Future Protocols

MOUNTAIN VIEW, Calif., May 18, 2017 /PRNewswire/ — Synopsys, Inc. (Nasdaq: SNPS) today announced that ASIX Electronics Corporation has adopted Synopsys’ USB Type-C™ Subsystem Verification Solution for USB, USB Power Delivery and DisplayPort, including subsystem test suites and automated testbench generation. USB Type-C is being rapidly adopted as a signature feature for next-generation mobility and consumer electronics devices. Synopsys’ Subsystem Verification Solution enables ASIX to design next-generation LAN ICs with increased productivity for accelerated verification closure.

“Our latest SuperSpeed USB-to-LAN IC is an industry-leading solution in performance and advanced multimedia capabilities,” said James Chan, R&D vice president at ASIX. “Synopsys’ USB Type-C Subsystem Verification Solution leverages advanced subsystem-level verification features, resulting in increased efficiency and performance of our ICs.”

Synopsys’ Subsystem Verification Solution provides USB Type-C Connection State Machine function and supports USB, DisplayPort and USB Power Delivery protocols. The solution features the ability to add future protocols as USB Type-C adoption increases. It is a highly configurable verification environment with automated UVM testbench generation capabilities and a comprehensive set of subsystem-level verification features.

“We continue to collaborate extensively with industry leaders on next-generation SoC designs, leveraging our expertise in the latest VIP protocols and specifications for rapidly emerging technologies,” said Vikas Gautam, group director of VIP R&D and corporate applications for the Synopsys Verification Group. “Synopsys is committed to delivering comprehensive product offerings including robust protocol VIP, source code test suite and subsystem verification solutions.”

Availability & Resources

Synopsys’ USB Type-C Subsystem Verification Solution is available now.

Learn more about Synopsys’ USB Type-C Subsystem Verification System: https://www.synopsys.com/verification/verification-ip/subsystems/usb-type-c-subsystem.html

Synopsys’ DesignWare® USB Type-C/DisplayPort Controller and PHY IP are available now.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
Nov 17, 2017
CASPA is the Chinese American Semiconductor Professional Association. Once a year they have their annual conference and dinner banquet. I ended up getting involved with them a few years ago when I stepped in with 24-hours' notice to moderate a panel session for them, plu...
Nov 15, 2017
SuperComputing 2017 remains in full force this week from the Colorado Convention Center in Denver.  There are lots of activity in presentations, seminars, demonstrations and exhibits on the tradeshow floor. Stay tuned to the Samtec blog the rest of the week for more highligh...
Nov 16, 2017
“Mommy, Daddy … Why is the sky blue?” As you scramble for an answer that lies somewhere between a discussion of refraction in gasses and “Oh, look—a doggie!” you already know the response to whatever you say will be a horrifyingly sincere “B...
Nov 07, 2017
Given that the industry is beginning to reach the limits of what can physically and economically be achieved through further shrinkage of process geometries, reducing feature size and increasing transistor counts is no longer achieving the same result it once did. Instead the...