industry news
Subscribe Now

Achronix’s Speedcore eFPGA Devices to be Highlighted at TSMC 2018 North America, China Technology Events in May

  • Will showcase its technology for 5G wireless, HPC, ADAS and autonomous vehicles, machine learning and computer vision applications
  • Speedcore eFPGA validation chip built on TSMC 16nm FinFET+ process technology to be displayed

SANTA CLARA, Calif., April 26, 2018 (GLOBE NEWSWIRE) — Achronix Semiconductor Corporation, a leader in field programmable gate array (FPGA)-based hardware accelerator devices and embedded FPGA (eFPGA) intellectual property (IP), will showcase the versatility of its Speedcore™ eFPGA devices during the TSMC 2018 North America and China Technology events in May.

The TSMC North America Symposium will be held Tuesday, May 1, in Santa Clara, Calif. TSMC Technology Workshops will be held Wednesday, May 9, in Austin, Texas, and Wednesday, May 16, in Boston.

Achronix will exhibit as well at the TSMC Technology Symposium in Shanghai, China, Tuesday, May 22.

Achronix’s booth will be in the Ecosystem Pavilion at the four events, highlighting its eFPGA technology for 5G wireless, HPC, ADAS and autonomous vehicles, machine learning and computer vision applications. It will display the Speedcore eFPGA production validation chip built on TSMC 16nm FinFET+ process technology and a PCIe board.

Designed to be embedded in SoCs and ASICs, Speedcore IP is a fully permutable architecture technology. It can be built with densities ranging from less than 10,000 look-up-tables (LUTs) up to two-million LUTs plus large amounts of embedded memory and DSP blocks. Speedcore eFPGA enables SoC developers to design programmability into their devices to be a platform for their reprogrammable hardware accelerators, to address changing standards, or to future-proof their products. When compared to standalone FPGAs, Speedcore eFPGAs deliver smaller die area, higher performance, lower power and lower overall system costs.

To learn more about the TSMC Technology Symposium and Technology Workshops, visit: https://bit.ly/2pR1H63

For more information about Achronix, go to: www.achronix.com

About Achronix Semiconductor Corporation

Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, California. The company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro. The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.

Follow Achronix:
Website: www.achronix.com
Embedded Thoughts Blog Post: http://bit.ly/2qmDTug
Twitter: @AchronixInc
LinkedIn: https://www.linkedin.com/company/57668/
Facebook: https://www.facebook.com/achronix/

Leave a Reply

featured blogs
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...