industry news
Subscribe Now

Accellera Portable Stimulus Early Adopter Specification Now Available for Public Review

Draft standard to specify verification intent and behaviors reusable across multiple target platforms

Elk Grove, Calif., June 15, 2017 — Accellera Systems Initiative (Accellera), the electronics industry organization focused on the creation and adoption of electronic design automation (EDA) and intellectual property (IP) standards, announced today that an Early Adopter release of the Portable Stimulus Specification has been made available by the Portable Stimulus Working Group for public review. The specification is immediately available for download.

The Portable Stimulus Specification defines a standard mechanism for the specification of verification intent and behaviors that would be reusable across target platforms (e.g., virtual platforms, simulation, emulation, prototypes, silicon, etc.) and allow for the automation of test generation. It is the result of work performed by the Portable Stimulus Working Group, formed by Accellera at the beginning of 2015 (read the press release here). The working group is comprised of 17 user and EDA vendor companies (see list of participating companies below).

“We are very proud of how much the Portable Stimulus Working Group has achieved in the last two years getting the draft standard ready for review,” stated Lu Dai, Accellera chair. “It is our mission at Accellera to provide a platform for collaboration and innovation so that the electronics industry can deliver global standards that improve design and verification productivity for electronics products. The hard work and dedication of this group exemplifies just that.”

“The Early Adopter specification public review is an important milestone for our working group,” stated Faris Khundakjie of Intel and chair of the Portable Stimulus Working Group. “The challenges that Portable Stimulus addresses are critical to improving productivity and quality for modern electronic systems development. This broader audience review and feedback should help produce a higher quality specification for release early next year.”

About the Portable Stimulus Early Adopter Specification

The Early Adopter specification provides a comprehensive explanation of the new Portable Stimulus Domain Specific language and equivalent C++ Class Library. This declarative language is designed for abstract behavioral description using actions; their inputs, outputs and resource dependencies; and their composition into use cases including data and control flows. These use cases capture test intent that can be analyzed to produce a wide range of possible legal scenarios for multiple execution platforms (e.g., virtual platforms, simulation, emulation, prototypes, silicon, etc.). The Early Adopter specification also includes a preliminary mechanism to capture the programmer’s view of a peripheral device, independent of the underlying platform, further enhancing portability.

The working group will be accepting feedback and comments on the specification untilFriday, September 15, 2017 before finalizing the specification for release in early 2018. Readers may provide feedback via Accellera’s new Portable Stimulus Discussion Forum. The new Community forum will also be a resource for the latest information available as well as a place to ask questions and interact on issues regarding the Early Adopter release. In addition, the working group has produced a 3-part webinar series based on the Portable Stimulus Tutorial that will be presented live at the Design Automation Conference (DAC) in Austin, Texas as well as upcoming DVCon conferences around the world. There will also be a Portable Stimulus Town Hall discussion at DAC on Tuesday, June 20 where representatives from user companies will be discussing the Early Adopter release and answering questions. Attendance is free to DAC attendees, but registration is required.

Portable Stimulus Working Group Member Companies

AMD; AMIQ EDA; Analog Devices; Breker Verification Systems; Cadence Design Systems; Cisco, Cypress; IBM; Intel; Mentor, A Siemens Business; National Instruments; NVIDIA; NXP Semiconductors; Qualcomm; Semifore; Synopsys; Vayavya Labs.

About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership. Follow @accellera on Twitter or to comment, please use #accellera. Accellera Global Sponsors are: Cadence; Mentor, A Siemens Business; and Synopsys.

Leave a Reply

featured blogs
Apr 24, 2024
Learn about maskless electron beam lithography and see how Multibeam's industry-first e-beam semiconductor lithography system leverages Synopsys software.The post Synopsys and Multibeam Accelerate Innovation with First Production-Ready E-Beam Lithography System appeared fir...
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
20,037 views