industry news
Subscribe Now

Cadence Tensilica Vision P-Series DSPs are Industry’s First Imaging/Vision DSPs Certified by Khronos as OpenVX 1.1 Conformant

SAN JOSE, Calif., April 20, 2017—Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that the Cadence® Tensilica® Vision P-Series DSPs are the first imaging/vision DSPs to pass Khronos™ Group’s conformance tests for the OpenVX™ 1.1 specification. Application developers can now take advantage of Tensilica Vision P5/P6 functionality without detailed knowledge of the hardware architecture and still achieve high performance. This enables faster development of computer vision and imaging applications on Tensilica Vision P-Series DSPs being deployed in applications processors for mobile, automotive, drone, security, augmented reality/virtual reality (AR/VR) and other markets. 

In addition, Cadence released the OpenVX 1.1 Application Programming Kit (APK) for Tensilica Vision DSPs, which is available now. For more information, visit http://www.cadence.com/go/openvx11.

“Cadence’s achievement of OpenVX 1.1 conformance for their Tensilica Vision P5 and P6 DSPs demonstrates their commitment to this open standard for vision processing and continues the momentum that has been building since OpenVX’s first release in 2014,” said Neil Trevett, president of the Khronos Group. “Khronos warmly welcomes Cadence’s ongoing contributions to the growth of OpenVX and their advancement of portable computer vision applications.”

Applications developed using the standard OpenVX 1.1 API can be compiled and run on Tensilica Vision DSPs without any code changes. Cadence’s OpenVX framework automatically schedules and executes the appropriate DMA transfers for efficient memory access, and runs highly optimized DSP vision-processing kernels in parallel with the DMA transfers. The Khronos OpenVX 1.1 compliance certification ensures that program results are consistent across various OpenVX 1.1 implementations.

“Cadence is the first company to pass OpenVX 1.1 compliance tests using a vision-optimized DSP, and releasing the OpenVX APK is a key milestone in making OpenVX and Tensilica’s Vision P-Series DSPs a defacto standard for computer vision, image processing and neural network applications,” said Steve Roddy, senior group director, Tensilica marketing at Cadence. “Application developers can now reduce application software development time and easily take advantage of the massive parallel processing capability of our Tensilica Vision DSPs. OpenVX empowers application developers to redeploy applications across many different Tensilica processor-powered chips without recoding or re-optimizing their applications.”

Vision-optimized DSPs are rapidly emerging in application-processor-class systems on chip, with three of the top five mobile application processor vendors now offering vision DSPs in their flagship devices. The OpenVX standard enables the deployment of algorithms on these complex, heterogeneous platforms featuring CPUs, GPUs and DSPs. Tensilica Vision P-Series DSPs offer class-leading performance of 256 MACs per cycle in less than 1mm2 of silicon, delivering higher performance in a smaller area and with lower power than CPU- or GPU-based systems alone.

Developed by the nonprofit, member-funded consortium Khronos Group, OpenVX is an open, royalty-free standard for cross-platform acceleration of computer vision applications. OpenVX enables performance and power-optimized computer vision processing, especially important in embedded and real-time use cases such as face, body and gesture tracking, smart video surveillance, advanced driver assistance systems (ADAS), object and scene reconstruction, augmented reality, visual inspection, robotics and more. Frank Brill, design engineering director at Cadence, is chairman of the OpenVX Working Group. 

Cadence presenters will be discussing OpenVX computer vision library standards, as well as techniques to reduce power in embedded deep neural network applications and scalable neural network processors for embedded applications, at the Embedded Vision Alliance Summit being held May 1-3, 2017 at the Santa Clara Convention Center in Santa Clara, Calif. For more information, visit http://www.cadence.com/go/evs2017

About Cadence

Cadence enables electronic systems and semiconductor companies to create the innovative end products that are transforming the way people live, work and play. Cadence software, hardware and semiconductor IP are used by customers to deliver products to market faster. The company’s System Design Enablement strategy helps customers develop differentiated products—from chips to boards to systems—in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments. Cadence is listed as one of Fortune Magazine’s 100 Best Companies to Work For. Learn more at cadence.com

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Introducing QSPICE™ Analog & Mixed-Signal Simulator
Sponsored by Mouser Electronics and Qorvo
In this episode of Chalk Talk, Amelia Dalton and Mike Engelhardt from Qorvo investigate the benefits of QSPICE™ - Qorvo’s Analog & Mixed-Signal Simulator. They also explore how you can get started using this simulator, the supporting assets available for QSPICE, and why this free analog and mixed-signal simulator is a transformational tool for power designers.
Mar 5, 2024
5,049 views