industry news
Subscribe Now

Mentor Graphics Nucleus SafetyCert RTOS extends support to ARM Cortex-M4 processors for safety-critical systems

WILSONVILLE, Ore., April 5, 2017 —

  • Mentor® Nucleus® SafetyCert real-time operating system (RTOS) extends support to the low-power ARM® Cortex®-M4 cores used in an array of modern processors and System-on-Chip (SoC) architectures.
  • Nucleus SafetyCert for ARM Cortex-M4 processors meets the highest level of safety for products required to comply with regulatory standards such as IEC 61508 SIL3, IEC 62304 Class C, DO-178C Level A and ISO 26262 ASIL D.
  • The Nucleus SafetyCert RTOS includes a process model to partition memory to isolate faults for greater system reliability, and separate critical safety code from non-safety code.
  • Nucleus SafetyCert networking has been extended to include a certifiable IPv4 TCP/IP stack, and connectivity extended to include SPI and I2C.
  • The comprehensive solution includes board-support-packages (BSPs) for reference hardware and the Sourcery™ CodeBench Integrated Development Environment (IDE).

Mentor, a Siemens business, today announced ARM® Cortex®-M4 processor support from the Mentor® Embedded Nucleus® SafetyCert real time operating system (RTOS), targeting high-performance, next-generation safety-critical systems for industrial, medical, automotive and airborne markets.  Combining high performance, low power, and cost-efficiency, the ARM Cortex-M4 processor is ideal for a diverse array of vertical market segments, including those facing strict safety requirements. The Nucleus SafetyCert RTOS is a cost-effective, safety-certified solution that includes a version of the Nucleus RTOS together with a process model that supports space partitioning, run-time libraries, connectivity, TCP/IP networking, data storage and the Sourcery™ CodeBench integrated development environment (IDE).  The Nucleus SafetyCert RTOS has been verified and documented to meet the most stringent safety requirements for applications based on the ARM Cortex-M4 processor, including IEC 61508 SIL 3, IEC 62304 Class C, RTCA DO-178C Level A, and ISO 26262 ASIL D. 

Today’s system-on-chip (SoC) architectures include a variety of cores that can range from high-end application processors to digital signal processors (DSPs) and micro-controller units (MCUs) in a single package.   The task of consolidating safety systems into a single SoC is challenging for many developers as they deal with the complexity and cost associated with executing a different OS on each core.  The Nucleus SafetyCert RTOS provides a highly configurable, single platform designed to execute across the range of cores on modern SoCs, while supporting rapid product development and cost-efficiency.  With support for the major U.S. and international safety standards for industrial, medical, automotive and airborne systems, risk associated with successful navigation through regulatory approval is reduced with the Nucleus SafetyCert technology. 

“Meeting the requirements for leading ADAS applications can rely on a highly optimized device running an RTOS engineered with functional safety systems in mind,” stated Marcus Cooksey, ADAS Ecosystem Manager,  Texas Instruments.  “The scalability and performance of Nucleus SafetyCert provide developers with an RTOS platform that meets multiple safety standards and can be deployed on a variety of cores on the TDA3/2 SoCs.”

The need for highly reliable software in safety-critical devices places greater demands on developers as software complexity increases.  To help address this challenge, the Nucleus SafetyCert RTOS includes a safety-certified process model for memory partitioning on ARM Cortex-M4-based MCUs.  Utilizing the memory protection unit on the ARM Cortex-M4 processor, the Nucleus SafetyCert RTOS partitions memory to isolate software subsystems into separate space domains, which serve as protected regions to contain and isolate faults to a subsystem’s respective memory.  The partitions serve to isolate safety critical code from non-safety subsystems for mixed safety-critical designs. 

“Today’s heterogeneous SoCs are designed for consolidating complex safety systems onto a single platform,” stated Scot Morrison, general manager, Platforms Business Unit, Mentor Graphics Embedded Systems Division.  “Mentor’s Nucleus SafetyCert RTOS is the ideal choice for overcoming design challenges and software complexity associated with SoCs requiring a different OS for each core.”

The Nucleus SafetyCert RTOS comes with a board support package (BSP) for market-leading SoCs including the Texas Instruments (TI) TDA3 SoC for Advanced Driver Assistance Systems. This release of the Nucleus SafetyCert product also includes an IPv4 TCP/IP certified stack and other connectivity. For more information, go to: https://www.mentor.com/embedded-software/nucleus/.

About Mentor Embedded

The Mentor Graphics Embedded Systems Division enables embedded development for a variety of applications in numerous market segments including IoT, automotive, industrial, medical, smart energy, and consumer electronics. Embedded developers can create systems with the latest processors and micro-controllers with commercially supported and customizable Linux®-based solutions including the industry-leading Sourcery CodeBench and Mentor Embedded Linux products.  For real-time systems, developers can take advantage of the highly scalable, safety-certifiable Nucleus RTOS. For more information, visit www.mentor.com/embedded

Leave a Reply

featured blogs
Mar 28, 2024
The difference between Olympic glory and missing out on the podium is often measured in mere fractions of a second, highlighting the pivotal role of timing in sports. But what's the chronometric secret to those photo finishes and record-breaking feats? In this comprehens...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Dec 18, 2023
13,794 views