industry news
Subscribe to EE Journal Daily Newsletter

ESD Alliance Organizes “Energy Policy and Strategy for the IoT Era” Panel

REDWOOD CITY, CALIF. –– March 6, 2017 –– (reminder March 21)

WHO: The Electronic System Design Alliance (ESD Alliance), an international association of companies providing goods and services throughout the semiconductor design ecosystem

WHAT: Will present an informational panel, “Energy Policy and Strategy for the IoT Era,” to outline the new rules for PCs set by the California Energy Commission (CEC). It will be moderated by Grant Pierce, chief executive officer (CEO) of Sonics, Inc. and chairman of the ESD Alliance board of directors.

WHEN: Thursday, March 23, beginning at 6 p.m. with networking, light snacks and drinks, concluding at 9 p.m.

WHERE: San Jose City Hall Rotunda. 200 East Santa Clara Street, San Jose, Calif.

The program will explain the CEC’s new energy efficiency rules and regulations for PCs and monitors, and give panelists a chance to provide their perspectives. A panel discussion and audience Q&A session will follow. Panelists include:

  • Dave Ashuckian, CEC’s deputy director of the Efficiency Division

  • Pierre Delforge, director, High Tech Sector Energy Efficiency of the Natural Resources Defense Council (NRDC)

  • Ned Finkle, vice president of External Affairs at NVIDIA

  • Vic Kulkarni, ANSYS’ senior vice president and general manager of the RTL Power Business

  • Shahid Sheikh, director in Government and Policy Group with Intel Corporation

  • Lip-Bu Tan, Cadence’s president and CEO

  • Vojin Zivojnovic, founder and CEO of AGGIOS


Ashuckian and Delforge will explain how the rules came about and why they are necessary, how much energy they will save, when they will take effect and how they will be enforced. They will address what the rules mean for manufacturers and the supply chain and their implications for broader national and global energy efficiency standards for electronic products, particularly as it relates to the emerging IoT market.

Attendees will learn about potential new technical innovations in design and manufacturing, insights into energy efficiency and what impact the rules will have on their companies’ as well as industries’ energy policies and strategies. Panelists will attempt to determine how the new rules could affect the economy.

The panel is open free of charge to all ESD Alliance member companies. Non-members are welcome to attend for a fee of $40. More details and registration information can be found at: http://bit.ly/2mdHKpH

About the Electronic System Design Alliance

The Electronic System Design (ESD) Alliance, an international association of companies providing goods and services throughout the semiconductor design ecosystem, is a forum to address technical, marketing, economic and legislative issues affecting the entire industry. It acts as the central voice to communicate and promote the value of the semiconductor design industry as a vital component of the global electronics industry.For more information about the ESD Alliance, visit http://www.esd-alliance.org  

Leave a Reply

featured blogs
Oct 19, 2017
(Please visit the site to view this video) Coming from SJSU Theater (camera Sean) Monday: Arm Announcement (embargoed) Tuesday: Cadence Announcement (embargoed) Wednesday: Why Was Arm Successful in Mobile? Thursday: Oski Formal Verification Club (with Arm and Arteris) Friday:...
Oct 19, 2017
Choosing the right plating is critical to the success of a connector system. Plating affects the connector’s performance, life cycle, quality, and cost. A recent blog explains that pins and plating are usually the main cost drivers in board-to-board connector systems. T...
Sep 12, 2017
Torrents of packets will cascade into the data center: endless streams of data from the Internet of Things (IoT), massive flows of cellular network traffic into virtualized network functions, bursts of input to Web applications. And hidden in the cascades, far darker bits try...
Sep 29, 2017
Our existing customers ask us some pretty big questions: “How can this technology implement a step-change in my specific process? How can Speedcore IP be integrated in my SoC? How can you increase the performance of my ASIC?” We revel in answering such questions. Ho...