industry news
Subscribe to EE Journal Daily Newsletter

Real Intent Chief Technology Officer to Present Tutorial on the “Paradigm Shift in Verification Methodology” at FMCAD Next Week

Sunnyvale, Calif., USA, September 28, 2016 – Dr. Pranav Ashar, Chief Technology Officer for Real Intent, Inc., will present a tutorial, “A Paradigm Shift in Verification Methodology,” at the Formal Methods in Computer-Aided Design (FMCAD) 2016 Conference to be held in Mountain View, California October 3-6. Real Intent is a market leader in static verification-based solutions for advanced functional verification and design signoff for SoCs and FPGAs.

What:

Tutorial Abstract: “A Paradigm Shift in Verification Methodology”

Today’s SoCs are driving unprecedented verification complexity. The combination of billions of gates, system-level functionality on a chip, complex design methodologies like asynchronous clock domains and an explosion of untimed paths on a chip, interacting dynamic power domains, aggressive reset schemes etcetera could have been the perfect storm to staunch productivity. Instead it has turned out to be the mother of all necessities that has driven significant innovation in verification and brought about a paradigm shift.  Static sign-off has proven to be a pillar in this new paradigm. The tutorial will discuss the template for what has made static techniques successful in verifying modern SoCs.

When/Where:

FMCAD 2016 will be held at Synopsys, Building B

October 3-6, 2016

690 E Middlefield Rd 
Mountain View, CA 94043 

For more information on the conference, visit here.  To register, please visit here.

About Dr. Ashar:

Prior to joining Real Intent as Chief Technology Officer, Dr. Pranav was Department Head at NEC Labs in Princeton, NJ where he developed a number of EDA technologies that have influenced the industry. His paper titled “Accelerating Boolean Satisfiability with Configurable Hardware” was selected as one of 25 significant contributions from 20 Years of the IEEE Symposium on Field-Programmable Custom Computing Machines. He has 35 patents granted or pending, a few of which have led to business enablement. Dr. Pranav was adjunct CSEE faculty at Columbia University where he has taught VLSI design and verification courses. He received his Ph.D. in EECS from the University of California, Berkeley.

About FMCAD

FMCAD 2016 will be held in Mountain View, California, USA, from 3-6 October, 2016. It is the sixteenth in a series of conferences on the theory and applications of formal methods in hardware and system verification. FMCAD provides a leading forum to researchers in academia and industry for presenting and discussing groundbreaking methods, technologies, theoretical results, and tools for reasoning formally about computing systems. FMCAD covers formal aspects of computer-aided system design including verification, specification, synthesis, and testing.

About Real Intent 

Companies worldwide rely on Real Intent’s EDA software to accelerate functional verification and advanced sign-off of electronic designs. The company provides comprehensive CDC verification, advanced RTL analysis and sign-off solutions to eliminate complex failure modes of SoCs. Real Intent’sMeridian and Ascent product families lead the market in performance, capacity, accuracy and completeness. Please visit www.realintent.com for more information.

Leave a Reply

featured blogs
Aug 18, 2017
After leaving the title of yesterday's post in German, the obvious place to go for the next stop on the summer of computer museums is Germany. If you ask people which was the first digital computer, the answer tends to vary with the respondent's nationality. Do comp...
Aug 18, 2017
Bourbon lovers appreciate their favorite spirits in many forms.  Neat. On the Rocks. A favorite mixed drink. An emerging trend in bourbon drinking comes from an unlikely place: Infinite Harvest – an indoor hydroponic vertical farm. Infinite Harvest produces ...
Aug 09, 2017
Recall for a moment a scene—you’ve probably witnessed something like it at trade shows or on video dozens of times. A robot arm moves purposefully from its rest position. It swoops down on an object—a sphere, say—plucks it up, holds it aloft, replaces it, ...
Aug 03, 2017
Speedcore eFPGAs are embeddable IP that include look-up tables, memories, and DSP building blocks, allowing designers to add a programmable logic fabric to their SoC. The Speedcore IP can be configured to any size as dictated by the end application. The SoC supplier defines t...