industry news
Subscribe Now

Imperas Expands University Partners Program

September 27, 2016 07:00 AM Eastern Daylight Time

OXFORD, England — Imperas Software Ltd. today announced the expansion of the Imperas University Program, with 34 universities now participating. The worldwide Imperas University Program was created to inspire and support the next generation of technologists and innovators. It grants academic and research institutions access to the tools and technology needed to address difficult challenges across embedded software and systems, from development and test, to quality and standards compliance, to security and IoT, to system architecture and optimization. Through this program, Imperas software reaches thousands of students and professors worldwide every year.

Imperas University Partners Program expands to 34, providing virtual platforms, models for embedded software.

Universities currently using Imperas and OVP tools and models for coursework and research include:The Imperas University Program encourages participation in the embedded systems community in three ways: use on research projects, use in the classroom, and sharing of virtual platform models through the Open Virtual Platforms (OVP) Library.

Europe via Europractice

Europe

Americas

Asia

Andrew Schmidt at the University of Southern California’s Information Sciences Institute (USC/ISI) commented, “Imperas tools and models provide us with enhanced capabilities to pursue research we could not otherwise achieve with significantly less upfront development effort. The virtual platforms allow us to rapidly explore state-of-the-art prototypes and bridges the gap between hardware and software development.”

“Imperas OVP modeling and high-level simulation platforms unify both hardware and software development for multi-core designs, and are clearly the wave of the future. Access to the University Program allows my student’s access to advanced technologies essential to their future endeavors” stated Professor Jong Tae Kim of Sungkyunkwan University (SKKU).

Professor Fernando Gehm Moraes at the Pontifical Catholic University of Rio Grande do Sul, (PUCRS) said “At PUCRS, we use Imperas virtual platforms in projects on multiprocessor SoC modeling, power evaluation, and programmability, as well as computer science graduate program courses on SoCs and research architecture. Our research group (Grupo de Apoio ao Projeto de Hardware, or Hardware Design Support Group), also leverages these tools.

Recent projects, presentations and publications include:

“Virtual platforms are critical to meet the challenges of increasing software complexity, and security, that today’s students will face,” said Duncan Graham, university program manager for Imperas. “Imperas is investing in the next generation of innovators, who will help revolutionize embedded software development.”

Over 7,000 students and academics from over 1,000 university departments currently subscribe to the Open Virtual Platforms website, which features freely available processor core models and OVP-based virtual platforms. These models work with the Imperas and OVP simulators, including the QuantumLeap parallel simulation accelerator with performance of over ten billion instructions per second.

For more information on the Imperas University Program, please email univ@imperas.com.

About Imperas

For more information about Imperas, please see www.imperas.com. Follow us on Twitter @ImperasSoftware and on LinkedIn.

 

Leave a Reply

featured blogs
Jul 20, 2018
https://youtu.be/KwrfcMtbMDM Coming from CDNLive Japan (camera Asushi Tanaka) Monday: Nicolas's Recipe for Digital Marketing in EDA Tuesday: Embargoed announcement Wednesday: Trends, Technologies, and Regulation in China's Auto Market Thursday: Breakfast Bytes Guide...
Jul 19, 2018
In the footer of Samtec.com, we'€™ve always made it easy to contact us by phone, email, or live chat (even fax back in the day!). To continue to progress this theme, you'€™ll now find a new helpful tool in the footer area of Samtec.com. This tool will match you up with yo...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...