EEJournal

industry news
Subscribe Now
September 12, 2016

Synopsys Introduces ARC Security Processors for Low-Power Embedded Applications

MOUNTAIN VIEW, Calif., Sept. 12, 2016 /PRNewswire/ —

Highlights:

  • New ultra-low power ARC SEM processors incorporate advanced security features to protect systems from evolving threats
  • Timing and power randomization features protect against side-channel attacks on high-value targets such as smart metering, NFC payment and embedded SIM applications
  • Cryptographic functions are performed in a secure software environment versus dedicated hardware, reducing silicon area
  • Enhanced memory protection unit and SecureShield Runtime Library simplify development of a Trusted Execution Environment

Synopsys, Inc. (Nasdaq:SNPS) today announced availability of the DesignWare®ARC® SEM110 and SEM120D security processors for low-power, embedded applications such as smart metering, NFC payment and embedded SIMs. The new ARC SEM processors with Synopsys SecureShield™technology enable designers to protect systems against software, hardware and side-channel attacks as well as separate secure and non-secure functions as part of a Trusted Execution Environment (TEE). The ultra-low power, performance-efficient ARC SEM processors offer advanced security features such as uniform instruction timing and power randomization to obfuscate secure operations. In addition, the SecureShield Runtime Library manages the partitioning and isolation of containers within a TEE to ensure data is stored and processed in a safe environment. This combination of hardware and software features enables designers to create more secure system-on-chips (SoCs) for IoT and mobile applications.

ARC SEM Security Processors

The DesignWare ARC SEM Processors are based on the scalable, 32-bit ARCv2 instruction set architecture (ISA) and are optimized for area and power efficiency. The ARC SEM110 Processor integrates a wide range of security technologies and can be implemented in an SoC as either a standalone secure core or as a single core performing both secure and non-secure functions. The ARC SEM120D adds DSP functionality for applications such as sensor processing and voice identification in health care and IoT devices. Key features of the new processors include:

  • Side-channel resistance with uniform instruction timing and timing/power randomization obfuscate secure operations from potential hackers
  • An enhanced memory protection unit and SecureShield technology simplify development of a TEE
  • Tamper-resistant pipeline with in-line instruction/data encryption and address scrambling, and data integrity checks protect against system attacks and IP theft
  • Integrated watchdog timer detects system failures including tampering
  • DSP instructions and unified MUL/MAC unit in the ARC SEM120D support applications requiring enhanced security and real-time processing

“High-profile security breaches are increasingly in global headlines, underscoring the need to ensure the right precautions are being taken during SoC design and test,” said Mats Nählinder, president of Riscure North America. “As a global security test lab and a market leader in side-channel test equipment, our business is to evaluate security solutions for their ability to protect against such malicious attacks targeting hardware and software. The DesignWare ARC SEM processors enable designers to add protection to their embedded devices against such attacks.” 

ARC Software, Development Tools and Ecosystem

Synopsys’ embARC Open Software Platform provides software developers with online access to a comprehensive suite of free and open-source software, including security transport protocols. The platform includes the new SecureShield Runtime Library, which runs in the background and manages the partitioning and isolation of containers within a TEE.  

Like all ARC processors, the ARC SEM processors are supported by a robust ecosystem of software and hardware development tools, including:

  • MetaWare Development Toolkit that generates highly efficient code ideal for deeply embedded applications
  • ARC nSIM fast instruction set simulator enables early software development
  • ARC xCAM provides 100 percent cycle-accurate simulation for software optimization and system verification

In addition, support for Synopsys’ HAPS® physical prototyping system enables early software development, hardware/software integration and system validation of ARC SEM processor-based designs.

The ARC SEM processors with SecureShield are part of Synopsys’ comprehensive portfolio of security IP solutions that include the Enhanced Security Package and CryptoPack options for ARC EM processors and the DesignWare Security IP solutions, which consist of a range of cryptography cores and software library, protocol accelerators, root of trust, platform security and content protection IP.

“As security threats become more prevalent in connected devices, having security built-in at the SoC level is critical to minimizing the risk of side-channel attacks, data breaches, IP theft and more,” said John Koeter, vice president of marketing for IP and prototyping at Synopsys. “By expanding our portfolio of IP solutions with the new ARC SEM processors, Synopsys enables designers to integrate the necessary security features into their embedded devices, while meeting the stringent power and area requirements of their chips.”

Availability and Resources

The DesignWare ARC SEM110 and SEM120D processors are scheduled for general availability in October 2016.

About DesignWare IP

Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes logic libraries, embedded memories, embedded test, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys’ IP Accelerated initiative offers IP prototyping kits, IP software development kits and IP subsystems. Synopsys’ extensive investment in IP quality, comprehensive technical support and robust IP development methodology enable designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world’s 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software quality and security solutions. Whether you’re a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.

Leave a Reply

featured blogs
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....
More from Synopsys...
Rapid Prototyping of Analog Circuits with Verilog-A Modeling
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
More from Cadence...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Maximizing High Power Density and Efficiency in EV-Charging Applications
Sponsored by Mouser Electronics and Infineon
In this episode of Chalk Talk, Amelia Dalton and Daniel Dalpiaz from Infineon talk about trends in the greater electrical vehicle charging landscape, typical block diagram components, and tradeoffs between discrete devices versus power modules. They also discuss choices between IGBT’s and Silicon Carbide, the advantages of advanced packaging techniques in both power discrete and power module solutions, and how reliability is increasingly important due to demands for more charging cycles per day.
Click here for more information about Infineon Technologies 1200V CoolSiC™ M1H Modules
Dec 18, 2023
16,739 views