industry news
Subscribe Now

Tilera Unveils the Ultimate Cloud Computing Processor; Slashing Power Consumption and Footprint by 80 Percent

SAN FRANCISCO – June 21, 2011 – STRUCTURE 2011:

  • Co-developed with the world’s leading cloud computing companies
  • Slashes power by 80 percent, each core consuming <0.5 watts
  • High performance 64-bit processors with 36, 64 or 100 cores @ 1.5 G

Tilera® Corporation, the leader in manycore general purpose microprocessors, today unveiled the TILE-Gx™ 3000 processor family specifically designed for today’s most common cloud computing

applications. Co-developed with some of the world’s largest Internet brands, the TILE-Gx 3000 processors are optimized for cloud datacenters. The family delivers a 10-fold performance-per-watt advantage over Intel’s SandyBridge processor family by supplying an unprecedented reduction in total system power consumption and footprint, and provides an estimated 50 percent reduction in total cost of ownership (TCO).  

“We have been working with the largest cloud computing companies for two years to design a processor that addresses their biggest pain points. The TILE-Gx 3000 series has features like 64-bit processing, virtualization support and high processor frequency, which were specifically implemented for our web customers,” says Ihab Bishara, Director of Server Solutions, Tilera. “The era of 20-30 percent incremental gains is over. The Gx-3000 series provides the order of magnitude improvements the industry is looking for.”  

The TILE-Gx 3000 series processors target scale-out datacenters running throughput-oriented applications including:

  • Web applications, which need high throughput processing and low latency.
  • Database applications like NoSQL and in-memory databases, which require high-memory throughput and storage.
  • Data mining applications like Hadoop that rely on high disk throughput and data processing.
  • Video transcoding, which necessitates throughput processing.

Specifications:

The TILEGx-3000 series includes three processors to address different market segments. A single 36-core TILEGx-3000-based system replaces a single-socket SandyBridge 8-core server; a 64-core TILEGx-3000-based system replaces a dual-socket 8-core SandyBridge-based server, and a 100-core TILEGx-3000-based system replaces a quad-socket 8-core SandyBridge server, all with significantly less power.

Part Number

Core

Count

Cache

DDR3

PCIe 2.0 Controllers

Ethernet Ports

Power

Availability

Gx3036

36

12 MB

Dual channels

1 x8 port

1 x4 port

2 x 1 Gb 
2 x 10 Gb

20 W

Q3 2011

Gx3064

64

20 MB

Quad channels

2 x8 port

1 x4 port

2 x 1 Gb 
2 x 10 Gb

35 W

Q1 2012

Gx3100

100

32M B

Quad  channels

2 x8 port

1 x4 port

2 x 1 Gb
 2 x 10 Gb

48 W

Q1 2012

The TILE-Gx 3000 series was developed using the 40 nanometer TSMC fabrication process. Each core features a powerful three-issue, 64-bit ALU with an advanced virtual memory system.  Each core includes 32 kilobytes (kB) of L1 I-cache, 32 kB of L1 D-cache and 256 kB L2 cache, with up to 32 megabytes L3 coherent cache across the device. Processor utilization is optimized using advanced memory stripping that utilizes up to 4 integrated 72-bit DDR3 memory controllers that support up to one terabyte (TB) total capacity.  The TILE-Gx 3000 series integrates smart NIC hardware for preprocessing, load balancing, and buffer management of incoming traffic.

General Purpose Software:

The TILE-Gx 3000 family was designed to handle all of the most common 64-bit cloud applications.  The TILE architecture is supported with the latest Linux release (2.6.36) enabling users to get their Linux-based applications up and running easily.

  • CentOS compatible with support for 2,000+ standard RPM packages
  • Standard tool chain including Gcc, G++ , Gdb, Gprof, OProfile, perf event, Mudflap, Eclipse
  • Full support of standard languages including ANSI C/C++, Java, PHP, Perl, Python
  • Advanced programming frameworks including Erlang, TBB, open MP
  • Standard management protocols including IPMI 2.0, SNMP, Syslog, Telnet, SSH, TFTP, FTP, SCP

Processor Availability

The first of the TILE-Gx family of processors, the 36-cores device, will be sampling in July of 2011, with the 64 and 100-core devices available early in 2012.  

Meet Tilera at Structure 2011

Representatives from Tilera will be at the GigaOM’s Structure 2011 event to be held on Wednesday and Thursday, June 22 and 23, at the Mission Bay Conference Center at UCSF in San Francisco.  Tilera executives will speaking in three separate sessions. On Wednesday, Bishara will be co-presenting a working shop with Couchbase executive Steven Mih called “Tilera + Couchbase: Get Your Cake and Eat It Too,” at 12:30 p.m. in room two. On Thursday, Tilera CTO Dr. Anant Agarwal will be speaking on a panel titled “Piecing Together the Next-Generation of the Cloud,” at 1:40 p.m.  And Tilera CEO Omid Tahernia will speaking on a panel titled “Computer at the Crossroads: What Hardware Will Reign in the Clouds?,” at 4:40 p.m.

About Tilera

Tilera® Corporation is the developer of the highest performance manycore microprocessors in the world. The company is headquartered in San Jose, Calif., with additional locations worldwide. For more information, visit http://www.tilera.com.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Shift Left with Calibre
In this episode of Chalk Talk, Amelia Dalton and David Abercrombie from Siemens investigate the details of Calibre’s shift-left strategy. They take a closer look at how the tools and techniques in this design tool suite can help reduce signoff iterations and time to tapeout while also increasing design quality.
Nov 27, 2023
19,325 views