industry news
Subscribe Now

OneSpin Solutions Announces 360 MV-Based Formal Verification Environment Adopted By Renesas Electronics Microcontroller Platforms

MUNICH, Germany, TOKYO, Japan and SUNNYVALE, Calif. – May 16, 2011 – OneSpin Solutions, an EDA company that provides innovative formal assertion-based verification solutions, today announced the adoption of its functional verification environment based on the OneSpin 360MV formal verification solution for Renesas Electronics’ microcontroller (MCU) platforms.The new environment has proven to be 50x faster than simulation-based verification for testing the performance of an MCU; applying it to the platform development flow enables Renesas Electronics more rapid development of high-quality MCU products than before.

OneSpin 360 MV met Renesas Electronics’ requirement for a verification solution capable of quickly checking connections – such as bus transactions – between blocks that comprise the MCU platform at the chip level. In addition, it met Renesas Electronics’ need for an easy-to-read property description format that makes it simple to understand the specification from the description, together with a high performance functional verification tool for platform development. As a new scheme to address these needs, OneSpin’s 360 MV solution provides an SVA library (Operational ABV) for the operational modeling layer that is specifically targeted to ease the capture of entire timing diagrams in a single assertion. It also offers sufficient capacity and performance to handle verification efficiently from the block level up to the chip level.

According to Kazutami Arimoto, General Manager, System Core Development Division of Renesas Electronics Corporation, “We were looking for a verification method that significantly increases the performance of our functional verification for the MCU platforms. We selected OneSpin’s 360 MV technology because it provides the best solution for our needs for advanced capabilities to enable functional verification during the product deployment phase of platform development in a significantly shorter timeframe than logic simulation. The ease of use of Operational ABV, combined with the capacity and performance of 360 MV, saves significant effort in the Renesas Electronics functional verification flow compared to logic simulation.”

Peter Feist, CEO of OneSpin Solutions, said, “Developing assertions has never been simpler. Using the OneSpin 360 MV solution, engineers now can express entire timing diagrams intuitively and concisely with only a single day of training. We are pleased that Renesas has used 360 MV to build a formal verification environment for MCU platforms, to achieve a superior verification quality – and do so much faster than traditional verification approaches.”

About OneSpin Solutions

Electronic Design Automation (EDA) company OneSpin Solutions delivers award-winning, highest-capacity formal verification solutions that ease and speed the functional verification of complex ASIC and FPGA designs. OneSpin’s 360 MV solutions enable unprecedented verification coverage and productivity through patented formal coverage analysis. For further information please visit http://www.onespin-solutions.com/ or email info@onespin-solutions.com.

Leave a Reply

featured blogs
Apr 17, 2024
The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong to say that data is the l...
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
Mar 30, 2024
Join me on a brief stream-of-consciousness tour to see what it's like to live inside (what I laughingly call) my mind...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Power Gridlock
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Nov 28, 2023
19,169 views