industry news
Subscribe Now

Dr. Limor Fix to Receive Marie R. Pistilli Award for Contributions to the Advancement of Women in EDA at 48th DAC

LOUISVILLE, Colo. –– April 18, 2011 –– Dr. Limor Fix, senior principal engineer and director of academic programs and research at Intel, will be awarded the 12th annual Marie R. Pistilli Women in Electronic Design Automation (EDA) Achievement Award at the 48th Design Automation Conference (DAC) in San Diego, CA. on June 6, 2011. The award honors Fix for her leadership and personal and professional contributions to women in the industry.

DAC 2011 Pavilion Panel: Words of Wisdom: The award presentation and a conversation with the Marie R. Pistilli Award Winner will take place from 4:30 until 5:30pm on June 6th, 2011, in the DAC Pavillion, Booth # 3421. Organized and moderated by Peggy Aycinena, editor of EDA Confidential, the conversation promises to be lively and interactive.

“Limor has made notable contributions to formal verification tools and technology, academic research, the career paths of students and engineers, and to the Design Automation Conference (DAC). Her limitless energy, enthusiasm, and curiosity, coupled with more applied intelligence than most of us are blessed with, make Limor a wonderful role model,” said Holly Stump, Chair, Women in Electronic Design. “It is an honor to present her with this award.”

About Limor Fix

Limor Fix, director of academic programs and research (APR) at Intel, reports to Justin Rattner, vice president and GM of Intel Labs and Intel Chief Technology Officer. APR is the primary university-facing division of Intel Labs. Its mission is to support high-quality academic research of long-term interest and benefit to Intel as well as supporting undergraduate and graduate educational initiatives at top schools throughout the United States. APR also works with the primary U.S. government agencies to provide joint funding for both research and education at these institutions.

Dr. Fix is also an Intel senior principal engineer, with a PhD in computer science from the Technion, Israel. After graduation, Dr. Fix conducted post-doc research at Cornell University and in 1994 she joined Intel in Israel. For 10 years, she led a major change in Intel’s validation technology and methodology. Dr. Fix developed innovative formal verification tools and methodologies that have been widely adopted by Intel’s design teams. She has published more than 30 papers, and has been invited to many technical program committees of leading international conferences. Over the last seven years, Dr. Fix served on the executive committee of the DAC, serving as the general chair in 2008.

Dr. Fix’s research interests include formal specification languages. She led the development of the ForSpec formal specification language that was donated by Intel to Accellera/IEEE and had a major impact in the IEEE-1850 standard. In addition, her research includes BDD’s, SAT solvers, and model checking of both hardware and distributed software. In particular, Dr. Fix has led the research and development of Intel’s three generations of advanced formal verification systems, Forecast, Thunder and Foresight. http://pittsburgh.intel-research.net/people/fix/

About the Marie R. Pistilli Women in EDA Achievement Award

Women have made important contributions and strides in the EDA industry for over 50 years. In an effort to recognize those who have dedicated time towards these achievements, the DAC Executive Committee presents the Marie R. Pistilli Women in EDA Achievement Award to honor an individual—male or female– who has made significant contributions in helping women advance in the field of EDA technology. For a list of previous recipients of the Award, please click here.

About DAC 

The Design Automation Conference (DAC) is recognized as the premier event for the design of electronic circuits and systems, and for electronic design automation (EDA) and silicon solutions. A diverse worldwide community representing more than 1,000 organizations attends each year, represented by system designers and architects, logic and circuit designers, validation engineers, CAD managers, senior managers and executives to researchers and academicians from leading universities. Close to 60 technical sessions selected by a committee of electronic design experts offer information on recent developments and trends, management practices and new products, methodologies and technologies. A highlight of DAC is its exhibition and suite area with approximately 200 of the leading and emerging EDA, silicon, intellectual property (IP) and design services providers. The conference is sponsored by the Association for Computing Machinery (ACM), the Electronic Design Automation Consortium (EDA Consortium), and the Institute of Electrical and Electronics Engineers (IEEE), and is supported by ACM’s Special Interest Group on Design.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTekā€™s design process usually relies on human intuition, but with Cadenceā€™s Optimality Intelligent System Explorer and Clarity 3D Solver, theyā€™ve increased design productivity by 75X. The Optimality Explorerā€™s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured paper

Designing Robust 5G Power Amplifiers for the Real World

Sponsored by Keysight

Simulating 5G power amplifier (PA) designs at the component and system levels with authentic modulation and high-fidelity behavioral models increases predictability, lowers risk, and shrinks schedules. Simulation software enables multi-technology layout and multi-domain analysis, evaluating the impacts of 5G PA design choices while delivering accurate results in a single virtual workspace. This application note delves into how authentic modulation enhances predictability and performance in 5G millimeter-wave systems.

Download now to revolutionize your design process.

featured chalk talk

VITA RF Product Portfolio: Enabling An OpenVPX World
Sponsored by Mouser Electronics and Amphenol
Interoperability is a very valuable aspect of military and aerospace electronic designs and is a cornerstone to VITA, OpenVPX and SOSA. In this episode of Chalk Talk, Amelia Dalton and Eddie Alexander from Amphenol SV explore Amphenol SVā€™s portfolio of VITA RF solutions. They also examine the role that SOSA plays in the development of military and aerospace systems and how you can utilize Amphenol SVā€™s VITA RF solutions in your next design.
Oct 25, 2023
23,760 views