industry news
Subscribe Now

Tech Design Forum Announces Worldwide Event Series.

WILSONVILLE, Ore., February 16, 2011—Tech Design Forum, formerly EDA Tech Forum, today announced its 2011 worldwide event series, which begins March 10 in Santa Clara, CA. The popular forum series has been redesigned to focus on fast-growing technology markets in specific regions. New this year are panel discussions consisting of industry and media experts, as well as an increased number of technical sessions and presenters.

With registration now open, the March 10th Tech Design Forum “EDA Edition” will focus on IC Design and Verification, exploring ecosystem networking and increasing competiveness in IC and system product development. Technical sessions, broken into four tracks, will specifically address the needs of the IC designer. These include Design-Manufacturing Co-Optimization, Large-Scale SoC Design and Test, Custom/AMS Design and Industry Initiatives, and System-Level Design and Verification. Panel discussions within those tracks will be moderated by journalists Ron Wilson (EDN magazine), Paul Dempsey (Tech Design Forum journal), and Daniel Nenni, (SemiWiki.com) and will include industry experts from ARM, Atrenta, Broadcom, Cadence, Cambridge Silicon Radio, eSilicon, GLOBALFOUNDRIES, Mentor Graphics, Samsung, SpringSoft, Synopsys, TSMC, and Xilinx. The free event will continue to offer the popular multi-vendor exhibitor fair.

The day begins at 9:00 AM with a keynote by Dr. Mario Paniccia, Intel Fellow, Director Photonics Technology Lab. His presentation, titled “Silicon Photonics – Enabling Optical for Every Computing Device,” will discuss some of the recent advances in silicon photonics, including the first silicon photonics optical link operating at 50 Gbps, the scalability of this technology, and its potential applications. Kevin Keller, Principal Analyst, Teardown Services at iSuppli, rounds out the day at 3:15 PM with his teardown session, “Technology Convergence in Tablet Computing Devices: A Hardware Design Perspective.”

The Tech Design Forum, under its former name, has been a key technical and networking resource for the electronics engineering community for the past eight years, which last year brought together over 5,000 attendees from over 2,000 companies. Its new name reflects the broader challenges facing today’s engineers, such as the growing importance of software to a product’s overall success, and the shift in day-to-day management processes as electronic product companies, manufacturers, and software vendors collaborate more closely.

The worldwide schedule of Tech Design Forum events for 2011 includes:

  • March 10 – Santa Clara, CA
  • April 11 – Tel Aviv, Israel
  • July 20 – New Delhi, India
  • July 22 – Bangalore, India
  • August 25 – Tokyo, Japan
  • August 31 – Shanghai, China
  • September 6 – Beijing, China
  • September 8 – Hsin-Chu, Taiwan
  • September 8 – Santa Clara, CA

An important component of the Tech Design Forum series is the Tech Design Forum journal (formerly EDA Tech Forum), a quarterly technical publication available in print and online. The magazine is broadening its scope by emphasizing specific technology areas in each issue, as well as adding additional coverage online. Editor-in-chief, Paul Dempsey, will continue to provide editorial insight and leadership for the magazine, which will continue to address trends, pressing issues, challenges, methodologies, and problem-solving techniques for the overall electronic products industry.

Platinum sponsors of the 2011 Tech Design Forum include Altera, ARM, GLOBALFOUNDRIES, Mentor Graphics, Samsung, SpringSoft and TSMC. To register for upcoming Tech Design Forums, or to obtain more information about the Tech Design Forum journal, please visit our website or call 800-547-8016.

Leave a Reply

featured blogs
Apr 23, 2024
Do you think you are spending too much time fine-tuning your SKILL code? As a SKILL coder, you must be aware that producing bug-free and efficient code requires a lot of effort and analysis. But don't worry, there's good news! The Cadence Virtuoso Studio platform ha...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Silence of the Amps: µModule Regulators
In this episode of Chalk Talk, Amelia Dalton and Younes Salami from Analog Devices explore the benefits of Analog Devices’ silent switcher technology. They also examine the pros and cons of switch mode power supplies and how you can utilize silent switcher µModule regulators in your next design.
Dec 13, 2023
18,217 views