industry news
Subscribe Now

GrammaTech Used In Toyota Unintended Acceleration Investigation

FEBRUARY, 14, 2011−Ithaca, NY−The U.S. Department of Transportation released the results of a 10-month National Highway Traffic Safety Administration  (NHTSA) NASA investigation into potential electronic causes of unintended acceleration in Toyota vehicles. As part of the investigation, NASA experts examined more than 280,000 lines of software. NASA’s analysis included performing static analysis on the software using three tools: GrammaTech CodeSonar, Coverity Prevent and Uno (a research tool that originated at Bell Labs).

In the report, NASA described CodeSonar as a “strong static source code analysis tool from GrammaTech that uses a different technology for detailed inter-procedural source code analysis. CodeSonar analysis typically takes longer to complete than comparable tools, but can reveal more subtle types of defects and suspect coding patterns, requiring deeper path analysis (which can be more time consuming).

Paul Anderson, VP of Engineering for GrammaTech, stated, “GrammaTech is proud that NASA chose our static-analysis tool for this important and demanding investigation. NASA’s selection underscores that CodeSonar is the tool of choice for organizations that want to perform the deepest and most penetrating code analysis.”

The full report can be found at: http://www.nhtsa.gov/staticfiles/nvs/pdf/NASA-UA_report.pdf 

About GrammaTech

GrammaTech’s static-analysis tools are used worldwide by startups, Fortune 500 companies, educational institutions and government agencies. The staff includes thirteen PhD-level experts in programming languages and program analysis. The company has headquarters in Ithaca, NY. More information about GrammaTech can be found at www.grammatech.com

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Embedded Storage in Green IoT Applications
Sponsored by Mouser Electronics and Swissbit
In this episode of Chalk Talk, Amelia Dalton and Martin Schreiber from Swissbit explore the unique set of memory requirements that Green IoT designs demand, the roles that endurance, performance and density play in flash memory solutions, and how Swissbit’s SD cards and eMMC technologies can add value to your next IoT design.
Oct 25, 2023
23,184 views