industry news
Subscribe Now

Tanner EDA Joins IPL Alliance to Widen Adoption of Interoperable Process Design Kits for Analog/ Mixed-signal Designs

MONROVIA, California – September 14, 2010 – Tanner EDA, the catalyst for innovation for the design, layout and verification of analog and mixed-signal integrated circuits (ICs), has joined the IPL Alliance, an industry organization established to develop an interoperable eco-system for custom design by creating and promoting interoperable process design kit (iPDK) standards. Tanner EDA provides analog and mixed-signal (A/MS) designers with the HiPer Silicon full-flow design suite, a complete A/MS design flow from schematic capture, circuit simulation, and waveform probing to physical layout and verification. The IPL Alliance, comprised of major EDA and foundry companies, has devised the first open standard for iPDKs for A/MS designs.

“Tanner EDA’s large customer base enjoys a robust and interoperable tool suite that delivers industry-leading productivity and interoperability for A/MS design,” said John Zuk, vice president of marketing and strategy at Tanner EDA. “By making IPL Alliance standards part of our product roadmap, we pre-validate that our tools work with the iPDKs delivered by foundries and IDMs. Our membership extends the ease of use and design acceleration that customers have come to expect from Tanner EDA over the past 22 years.”

A PDK is a comprehensive set of foundry-verified data files including schematic symbols, component descriptions, parameterized cells, and callbacks used in a complete A/MS design flow. Previously, each PDK was geared to a particular customer or design, but each kit was also incompatible with the others, and expensive. Now, PDK development teams using IPL Alliance standards will need only to develop a single PDK for each process node, reducing development costs and support costs, shortening delivery schedules, and increasing design re-use.

“Tanner EDA has an excellent reputation for driving innovation in analog and mixed-signal design, which represent a growing proportion of IC design,” said Jingwen Yuan, president of the IPL Alliance and strategic alliance manager at Synopsys. “Tanner EDA’s goals align well with the IPL Alliance’s goals. We are pleased to have them join the IPL Alliance to deliver even greater productivity, efficiency, and interoperability to their customers.”

About Tanner EDA

Tanner EDA provides a complete line of software solutions that catalyze innovation for the design, layout and verification of analog and mixed-signal (A/MS) integrated circuits (ICs) and MEMS. Customers are creating breakthrough applications in areas such as power management, displays and imaging, automotive, consumer electronics, life sciences, and RF devices. A low learning curve, high interoperability, and a powerful user interface improve design team productivity and enable a low total cost of ownership (TCO). Capability and performance are matched by low support requirements and high support capability as well as an ecosystem of partners that bring advanced capabilities to A/MS designs.

Founded in 1988, Tanner EDA solutions deliver just the right mixture of features, functionality and usability. The company has shipped over 33,000 licenses of its software to more than 5,000 customers in 67 countries.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

IoT Data Analysis at the Edge
No longer is machine learning a niche application for electronic engineering. Machine learning is leading a transformative revolution in a variety of electronic designs but implementing machine learning can be a tricky task to complete. In this episode of Chalk Talk, Amelia Dalton and Louis Gobin from STMicroelectronics investigate how STMicroelectronics is helping embedded developers design edge AI solutions. They take a closer look at the benefits of STMicroelectronics NanoEdge-AI® Studio and  STM32Cube.AI and how you can take advantage of them in your next design. 
Jun 28, 2023
33,923 views