High-Reliability in FPGA Design - SEU Mitigation

Neutrons are coming for you and you'd better be prepared.  Whether we like it or not, SEUs (Single Event Upsets) are becoming a bigger and bigger problem for our designs, especially for high realibility systems.  If you thought SEUs couldn't mess up your next design because you aren't designing something destined for space, you need to think again.  In this episode of Chalk TalkHD, I chat with Jeff Garrison of Synopsys about the how we can battle SEUs (on the ground or in the air) with the latest generation of design tools.

For More Information Click Here

Click the link below to download the whitepaper "No Room for Error: Creating Highly Reliable, High-Availability FPGA Designs"

Comments:

You must be logged in to leave a reply. Login »
 
    submit to reddit  

Not a member yet? Register now!

It's free and will give you access to this and our entire collection of webcasts, videos, whitepapers and more. Register Now

Sign In  Register

Recent Article Mentions

Analog Spring

Synopsys and Cadence Update their Custom Tools

Walk Softly and Carry a Bigger Memory

High Bandwidth Memory Comes Into Its Own

Synopsys and SPICE Go Native

An Environment of Their Own

Prove It!

The New Era of Design Verification

FPGA Synthesis Showdown

The Big Game that Never Ends


Login Required

In order to view this resource, you must log in to our site. Please sign in now.

If you don't already have an acount with us, registering is free and quick. Register now.

Sign In    Register