fresh bytes
Subscribe to EE Journal Daily Newsletter
1 + 3 =

FPGA bitstream security broken

Researchers in Germany have released two papers detailing how security of the bitstream on Xilinx FPGAs can be compromised. via Dangerous Prototypes

Continue reading

One thought on “FPGA bitstream security broken”

  1. Pingback: youjizz

Leave a Reply

featured blogs
Jan 17, 2018
Travelogue time! I turned my trip to the Computer Electronics Show (CES) into a roadtrip with my spouse, and it was a whirlwind. Tuesday, January 9 We left home in Santa Cruz around noon and arrived here in Sandy Valley, NV, at about 9:30pm, where we’re staying in a tiny...
Jan 17, 2018
We often take for granted the dual 12-megapixel camera collecting dust on the back of our smartphones or the fact that almost any building we enter has a sign reading “Smile, you’re on camera!”.  Cameras have gone from a mysterious “stealer of souls&...
Jan 5, 2018
When visitors to CES 2018 want to travel to the Las Vegas Convention Center across town, it will likely be in a fully autonomous vehicle from Lyft getting them there. While this futurist trip will certainly be a first for many riders, this type of point-to-point travel will s...
Jan 10, 2018
Recently, Electronics Products Magazine announced their 42nd Annual Product of the Year award winners, with Cadence Design Systems winning for their Virtuoso® System Design Platform. According to the article, the editors “have chosen [products] they......
Jan 17, 2018
In the last post, I discussed cavitation in a nozzle.  For this edition, I will discuss the phenomenon of cavitation during an external flow scenario. We looked at the definition of cavitation in the previous blog which in summary is: When the local pressure at some point i...