fresh bytes
Subscribe to EE Journal Daily Newsletter

FPGA bitstream security broken

Researchers in Germany have released two papers detailing how security of the bitstream on Xilinx FPGAs can be compromised. via Dangerous Prototypes

Continue reading

Leave a Reply

featured blogs
Oct 20, 2017
Earlier this week, Jim Hogan hosted the next evening at San Jose State University on Preparing for the Cognitive Era , with Vishal Kapoor. If you work at or deal with Cadence, and his name seems familiar, that's because he worked at Cadence from 2003 to 2012 in several s...
Oct 19, 2017
Choosing the right plating is critical to the success of a connector system. Plating affects the connector’s performance, life cycle, quality, and cost. A recent blog explains that pins and plating are usually the main cost drivers in board-to-board connector systems. T...
Oct 19, 2017
The annual Hot Chips conference in Silicon Valley offers a reliable window into the architectural thinking of both CPU giants and exciting start-ups. This year proved to be no exception, as architects squared off against the limitations of physics and the demands of workloads...
Sep 29, 2017
Our existing customers ask us some pretty big questions: “How can this technology implement a step-change in my specific process? How can Speedcore IP be integrated in my SoC? How can you increase the performance of my ASIC?” We revel in answering such questions. Ho...