fresh bytes
Subscribe Now

Charles Babbage left a computer program in Turin in 1840. Here it is.

In Autumn of 1840, Charles Babbage arrived in Turin for a meeting of Italian scientists, where he gave the only public explanation of the workings of his “Analytical Engine.” This machine was the mostly-imaginary upgrade of Babbage’s failed “Difference Engine.”

At the Accademia della Scienze di Torino (which was once run by Babbage’s host in Turin, Prof. Giovanni Plana), they still have all the paperwork that Babbage brought with him to Turin, which Babbage left behind as a gift for Plana and his associates.

These documents includes charts, engineering plans, lecture notes, a bunch of pencil-scribbled calculations on what seems to be leaves neatly sliced out of Babbage’s own notebooks, and, well, also these punch-cards.

Continue reading on Wired

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...