EEJournal

fish fry
Subscribe Now
February 16, 2017

High Speed Wizardry and a Steaming Cauldron of VPX Fixins

Hoodoo Rituals for New Technology Implementation
by Amelia Dalton

This week’s Fish Fry is a virtual bubbling cauldron of hoodoo rituals, VPX goodness, and bat wings. (OK, kidding about the bat wings). First up, I chat with a team from Elma Electronic about the perfect recipe for high speed wizardry in the world of VPX and the rituals we need to perform to get the newest and coolest technology features in OpenVPX. Continuing with our open architecture theme, I chat with Mike Walmsley from TE Connectivity about rugged embedded computing and the trends driving new interconnect design today.


 

Download this episode (right click and save)

Links for February 17, 2017

More information about Elma Electronic

More information about TE Connectivity

More information about Embedded Tech Trends

Leave a Reply

featured blogs
One Robotic Step Closer to Humanoid Robots in the Home
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
More from Max's Cool Beans...
Rapid Prototyping of Analog Circuits with Verilog-A Modeling
Apr 18, 2024
Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. V...
More from Cadence...
Leveraging Early Power Network Analysis to Accelerate Chip Design
Apr 16, 2024
Learn what IR Drop is, explore the chip design tools and techniques involved in power network analysis, and see how it accelerates the IC design flow.The post Leveraging Early Power Network Analysis to Accelerate Chip Design appeared first on Chip Design....
More from Synopsys...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Power Gridlock
Sponsored by Mouser Electronics and YAGEO Group
The power grid is struggling to meet the growing demands of our electrifying world. In this episode of Chalk Talk, Amelia Dalton and Jake Michels from YAGEO Group discuss the challenges affecting our power grids today, the solutions to help solve these issues and why passive components will be the heroes of grid modernization.
Click here for more information about KEMET Smart Meter Solutions
Nov 28, 2023
19,182 views