fish fry
Subscribe Now

Accuracy in Motion

Health, Fitness, and the Future of Wearable Technology

We all want to trust that our wearable device is measuring our health and fitness accurately, but what does that truly mean? In this week’s Fish Fry, Dr. Steven LeBoeuf (President – Valencell) and I discuss the forces driving the wearable market today, what the future holds for wearable technology, and why he thinks inaccuracy and “death by discharge” are two of the biggest design challenges facing wearable technology designers today. Also this week, we check out how you can enter the MEMS & Sensors Technology Showcase at this year’s MEMS Executive Congress and how Cadence Design Systems’ new Virtuoso ADE Product Suite can address the different requirements and challenges for your team’s analog design tools.


 

Download this episode (right click and save)

Links for August 12, 2016

More information about Valencell

More information about the 2016 MEMS Executive Congress

Enter your design in the MEMS & Sensors Technology Showcase

New Episode of Chalk Talk: Introduction to the New Virtuoso ADE Product Suite

 

Leave a Reply

featured blogs
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 17, 2018
If you read my post Who Put the Silicon in Silicon Valley? then you know my conclusion: Let's go with Shockley. He invented the transistor, came here, hired a bunch of young PhDs, and sent them out (by accident, not design) to create the companies, that created the compa...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...