fish fry
Subscribe Now

Beyond Debug

FPGAs for Fun and Prototyping

In this week’s episode of Fish Fry we’re letting loose some LUTs, bringing up the bitstream, and cramming in some configuration with Mick Posner from Synopsys. Mick joins Fish Fry to discuss the many uses of FPGA prototyping, the growing importance of embedded software in SoC design, and the evolution of prototyping strategies. Keeping with our FPGA theme, we also take a closer look at ARTY – Xilinx’s new $99 FPGA development Kit.



Links for November 19, 2015

Download this episode (right click and save)

More information about FPGA-based prototpying from Synopsys

New Episode of Chalk Talk – Meet ARTY: the $99 FPGA Development Kit from Xilinx

End of an era: Sony to stop making Betamax tapes

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...