fish fry
Subscribe Now

Takin’ It to the Field

Inside Element14's Sudden Impact Design Challenge

As engineers we have the power to change the world. We have the ability to spark change (and blue smoke occasionally) and help cure the ills that plague our society. Did you know that according to a study published by the New York Times, brain trauma affects one in three players in the National Football League? My guest Sagar Jethani (element14) is here to introduce us to Element14’s Sudden Impact Challenge, a design contest intended to help stem the tide of undiagnosed on-field injuries. In this week’s Fish Fry, we take a closer look at the Sudden Impact Design Contest winners and examine why contests like this one are so vital to our engineering community as a whole. Also this week, we check out Cadence’s new Indago Debug platform (spoiler alert: your printf days may be over for good).  


 

Download this episode (right click and save)

Links for September 18, 2015

More information about Element14’s Sudden Impact Design Challenge

New Episode of Chalk Talk: Announcing Indago Debug Platform

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...