fish fry
Subscribe Now

A View from Above

Design Enablement in the Cloud

In this week’s Fish Fry, we examine the future of cloud-based computing in electronic engineering. My guest Mojy Chian (CEO – Silicon Cloud) and I discuss the benefits of cloud-based computing in the engineering world, what the Silicon Cloud Design Enablement Cloud is all about, and why there is still resistance against cloud-based EDA tools. Also this week, we take a closer look at a brand new startup called Tortuga Logic that looks to solve our most critical hardware security problems with their unique technology, expertise, and design tools. 


 

Download this episode (right click and save)

Links for July 31, 2015

More information about Silicon Cloud

More information about Tortuga Logic

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...