fish fry
Subscribe Now

Trippin’ The Odyssey Fantastic

Fish Fry Takes a Ride with the MAX 10 Odyssey FPGA and BLE Sensor Kit

Calling all makers, DIYers and FPGA enthusiasts — This week’s Fish Fry is dedicated to you! In a very special episode of Fish Fry, we are giving away an Odyssey MAX® 10 FPGA and BLE Sensor Kit courtesy of Macnica. Steve Sharp (Macnica) joins us to unveil the cool features of this new FPGA and BLE Sensor Kit and gives us the low down on what awesome projects we can create with it. Also this week, we look into the growing security threats facing our FPGA designs today and investigate Altera’s new Stratix 10 built-in security features that hope to keep the bad guys at bay – once and for all.


 

Download this episode (right click and save)

Links for July 17, 2015

More information about the Odyssey MAX 10 FPGA and BLE Sensor Kit

Mpression Odyssey Kit Example Applications: Track Rover and Quadcopter

Getting Started with FPGA Designs for the Odyssey MAX 10 FPGA and BLE Sensor Kit

New Episode of Chalk Talk – Altera Stratix 10 Security

Download Fish Fry Today!
 
  

Leave a Reply

featured blogs
Aug 16, 2018
Learn about the challenges and solutions for integrating and verification PCIe(r) Gen4 into an Arm-Based Server SoC. Listen to this relatively short webinar by Arm and Cadence, as they describe the collaboration and results, including methodology and technology for speeding i...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...