fish fry
Subscribe Now

Virtual Platforms and You

Embedded Software Development with Virtual Platforms

Rome was certainly not built in a day and neither was your next embedded software project. In this week’s Fish Fry, we take a closer look at virtual platform-based methodology for embedded software development with Simon Davidmann (CEO – Imperas). Simon and I discuss the advantages of the Open Virtual Platform Consortium. and how virtual platforms can speed up your design process. Also this week, we check out a new dual mode Bluetooth 4.0 module from Microchip Technology that will help you get your next IoT connected faster than ever before.


 

Download this episode (right click and save)

Links for July 10, 2015

More information about Imperas

More informatioan about Open Virtual Platform Consortium 

New Episode of Chalk Talk: Announcing the RN4677 Bluetooth 4.0 Dual Mode Module

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...